About the Execution of LoLA for PolyORBLF-PT-S06J04T08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 10835.932 | 3600000.00 | 5336596.00 | 673.10 | FFFTFFFTFFF?T?FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654448100329.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.......................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PolyORBLF-PT-S06J04T08, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654448100329
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 18M
-rw-r--r-- 1 mcc users 18K Apr 11 17:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 100K Apr 11 17:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 443K Apr 11 17:11 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.9M Apr 11 17:11 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 17K Apr 23 07:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Apr 23 07:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Apr 23 07:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 39K Apr 23 07:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 27K Apr 11 17:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 151K Apr 11 17:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 268K Apr 11 17:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.1M Apr 11 17:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.7K Apr 23 07:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 14M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-01
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-02
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-04
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-06
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-07
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-10
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14
FORMULA_NAME PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717064666573
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 22 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 17 (type CNST) for 16 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 17 (type CNST) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 38 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 31 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 226 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 283 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 47 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 47 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 47 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type EQUN) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 47 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 4/283 7/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05 526489 m, 105297 m/sec, 818990 t fired, .
[[35mlola[0m][.] 66 EF STEQ 3/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 9/283 15/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05 1192202 m, 133142 m/sec, 1941971 t fired, .
[[35mlola[0m][.] 66 EF STEQ 8/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 14/283 23/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05 1851697 m, 131899 m/sec, 3072796 t fired, .
[[35mlola[0m][.] 66 EF STEQ 13/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 19/283 31/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05 2518354 m, 133331 m/sec, 4198687 t fired, .
[[35mlola[0m][.] 66 EF STEQ 18/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 24/283 39/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05 3171925 m, 130714 m/sec, 5327540 t fired, .
[[35mlola[0m][.] 66 EF STEQ 23/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 29/283 47/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05 3828253 m, 131265 m/sec, 6454556 t fired, .
[[35mlola[0m][.] 66 EF STEQ 28/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 34/283 54/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05 4485278 m, 131405 m/sec, 7576829 t fired, .
[[35mlola[0m][.] 66 EF STEQ 33/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 39/283 62/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05 5137941 m, 130532 m/sec, 8695075 t fired, .
[[35mlola[0m][.] 66 EF STEQ 38/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 44/283 70/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05 5796260 m, 131663 m/sec, 9809251 t fired, .
[[35mlola[0m][.] 66 EF STEQ 43/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 49/283 78/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05 6427554 m, 126258 m/sec, 10929694 t fired, .
[[35mlola[0m][.] 66 EF STEQ 48/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6809922
[[35mlola[0m][I] fired transitions : 11621979
[[35mlola[0m][I] time used : 52
[[35mlola[0m][I] memory pages used : 82
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 304 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 334 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 2/334 3/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 185347 m, 37069 m/sec, 455120 t fired, .
[[35mlola[0m][.] 66 EF STEQ 53/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 7/334 9/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 642736 m, 91477 m/sec, 1646041 t fired, .
[[35mlola[0m][.] 66 EF STEQ 58/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 12/334 14/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 1066490 m, 84750 m/sec, 2744226 t fired, .
[[35mlola[0m][.] 66 EF STEQ 63/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 17/334 19/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 1483658 m, 83433 m/sec, 3858745 t fired, .
[[35mlola[0m][.] 66 EF STEQ 68/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 22/334 25/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 1912781 m, 85824 m/sec, 4955734 t fired, .
[[35mlola[0m][.] 66 EF STEQ 73/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 27/334 30/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 2338969 m, 85237 m/sec, 6111439 t fired, .
[[35mlola[0m][.] 66 EF STEQ 78/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 32/334 36/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 2793970 m, 91000 m/sec, 7253963 t fired, .
[[35mlola[0m][.] 66 EF STEQ 83/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 37/334 41/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 3221664 m, 85538 m/sec, 8397893 t fired, .
[[35mlola[0m][.] 66 EF STEQ 88/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 42/334 47/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 3674443 m, 90555 m/sec, 9557553 t fired, .
[[35mlola[0m][.] 66 EF STEQ 93/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 47/334 53/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 4118511 m, 88813 m/sec, 10722288 t fired, .
[[35mlola[0m][.] 66 EF STEQ 98/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 52/334 58/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 4559395 m, 88176 m/sec, 11883496 t fired, .
[[35mlola[0m][.] 66 EF STEQ 103/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 57/334 64/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 5012494 m, 90619 m/sec, 13047434 t fired, .
[[35mlola[0m][.] 66 EF STEQ 108/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 62/334 69/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 5441343 m, 85769 m/sec, 14207836 t fired, .
[[35mlola[0m][.] 66 EF STEQ 113/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 67/334 75/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 5903570 m, 92445 m/sec, 15370661 t fired, .
[[35mlola[0m][.] 66 EF STEQ 118/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 72/334 80/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 6335744 m, 86434 m/sec, 16525583 t fired, .
[[35mlola[0m][.] 66 EF STEQ 123/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 77/334 86/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 6786776 m, 90206 m/sec, 17688037 t fired, .
[[35mlola[0m][.] 66 EF STEQ 128/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 82/334 92/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 7229992 m, 88643 m/sec, 18849812 t fired, .
[[35mlola[0m][.] 66 EF STEQ 133/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 87/334 97/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 7668520 m, 87705 m/sec, 20012913 t fired, .
[[35mlola[0m][.] 66 EF STEQ 138/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 92/334 103/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 8114093 m, 89114 m/sec, 21155210 t fired, .
[[35mlola[0m][.] 66 EF STEQ 143/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 97/334 108/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 8535081 m, 84197 m/sec, 22296393 t fired, .
[[35mlola[0m][.] 66 EF STEQ 148/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 102/334 114/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 8991196 m, 91223 m/sec, 23442658 t fired, .
[[35mlola[0m][.] 66 EF STEQ 153/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 107/334 119/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 9378516 m, 77464 m/sec, 24488258 t fired, .
[[35mlola[0m][.] 66 EF STEQ 158/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 112/334 123/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 9739720 m, 72240 m/sec, 25395374 t fired, .
[[35mlola[0m][.] 66 EF STEQ 163/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 117/334 129/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 10170911 m, 86238 m/sec, 26552119 t fired, .
[[35mlola[0m][.] 66 EF STEQ 168/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 122/334 134/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 10626788 m, 91175 m/sec, 27715534 t fired, .
[[35mlola[0m][.] 66 EF STEQ 173/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 127/334 140/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 11065733 m, 87789 m/sec, 28868027 t fired, .
[[35mlola[0m][.] 66 EF STEQ 178/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 132/334 146/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 11504816 m, 87816 m/sec, 30017437 t fired, .
[[35mlola[0m][.] 66 EF STEQ 183/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 137/334 151/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 11951682 m, 89373 m/sec, 31173351 t fired, .
[[35mlola[0m][.] 66 EF STEQ 188/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 142/334 156/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 12376616 m, 84986 m/sec, 32324344 t fired, .
[[35mlola[0m][.] 66 EF STEQ 193/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 147/334 162/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 12840656 m, 92808 m/sec, 33493164 t fired, .
[[35mlola[0m][.] 66 EF STEQ 198/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 152/334 168/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 13272655 m, 86399 m/sec, 34654571 t fired, .
[[35mlola[0m][.] 66 EF STEQ 203/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 157/334 173/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 13675923 m, 80653 m/sec, 35678047 t fired, .
[[35mlola[0m][.] 66 EF STEQ 208/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 162/334 178/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 14046901 m, 74195 m/sec, 36681108 t fired, .
[[35mlola[0m][.] 66 EF STEQ 213/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 167/334 183/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 14473066 m, 85233 m/sec, 37765963 t fired, .
[[35mlola[0m][.] 66 EF STEQ 218/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 172/334 189/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 14910597 m, 87506 m/sec, 38926564 t fired, .
[[35mlola[0m][.] 66 EF STEQ 223/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 177/334 194/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 15357120 m, 89304 m/sec, 40090071 t fired, .
[[35mlola[0m][.] 66 EF STEQ 228/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 182/334 200/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 15776700 m, 83916 m/sec, 41174590 t fired, .
[[35mlola[0m][.] 66 EF STEQ 233/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 187/334 205/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 16153844 m, 75428 m/sec, 42173726 t fired, .
[[35mlola[0m][.] 66 EF STEQ 238/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 192/334 210/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 16591808 m, 87592 m/sec, 43308941 t fired, .
[[35mlola[0m][.] 66 EF STEQ 243/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 197/334 215/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 17016648 m, 84968 m/sec, 44456958 t fired, .
[[35mlola[0m][.] 66 EF STEQ 248/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 202/334 221/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 17475179 m, 91706 m/sec, 45617019 t fired, .
[[35mlola[0m][.] 66 EF STEQ 253/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 207/334 227/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 17903926 m, 85749 m/sec, 46772817 t fired, .
[[35mlola[0m][.] 66 EF STEQ 258/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 212/334 232/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 18358701 m, 90955 m/sec, 47930836 t fired, .
[[35mlola[0m][.] 66 EF STEQ 263/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 217/334 238/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 18761592 m, 80578 m/sec, 49003492 t fired, .
[[35mlola[0m][.] 66 EF STEQ 268/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 222/334 243/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 19196652 m, 87012 m/sec, 50128606 t fired, .
[[35mlola[0m][.] 66 EF STEQ 273/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 227/334 248/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 19634825 m, 87634 m/sec, 51273221 t fired, .
[[35mlola[0m][.] 66 EF STEQ 278/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 232/334 254/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 20069050 m, 86845 m/sec, 52428374 t fired, .
[[35mlola[0m][.] 66 EF STEQ 283/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 237/334 260/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 20520261 m, 90242 m/sec, 53583692 t fired, .
[[35mlola[0m][.] 66 EF STEQ 288/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 242/334 265/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 20947610 m, 85469 m/sec, 54741257 t fired, .
[[35mlola[0m][.] 66 EF STEQ 293/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 247/334 271/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 21405709 m, 91619 m/sec, 55896364 t fired, .
[[35mlola[0m][.] 66 EF STEQ 298/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 252/334 276/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 21838275 m, 86513 m/sec, 57051470 t fired, .
[[35mlola[0m][.] 66 EF STEQ 303/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 257/334 282/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 22288652 m, 90075 m/sec, 58210649 t fired, .
[[35mlola[0m][.] 66 EF STEQ 308/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 262/334 287/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 22732441 m, 88757 m/sec, 59369308 t fired, .
[[35mlola[0m][.] 66 EF STEQ 313/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 267/334 293/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 23169883 m, 87488 m/sec, 60530392 t fired, .
[[35mlola[0m][.] 66 EF STEQ 318/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 272/334 299/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 23622981 m, 90619 m/sec, 61687780 t fired, .
[[35mlola[0m][.] 66 EF STEQ 323/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 277/334 304/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 24050981 m, 85600 m/sec, 62843092 t fired, .
[[35mlola[0m][.] 66 EF STEQ 328/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 282/334 310/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 24508928 m, 91589 m/sec, 63997216 t fired, .
[[35mlola[0m][.] 66 EF STEQ 333/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 287/334 315/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 24943033 m, 86821 m/sec, 65154080 t fired, .
[[35mlola[0m][.] 66 EF STEQ 338/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 292/334 321/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 25393211 m, 90035 m/sec, 66313705 t fired, .
[[35mlola[0m][.] 66 EF STEQ 343/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 297/334 327/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 25840428 m, 89443 m/sec, 67473477 t fired, .
[[35mlola[0m][.] 66 EF STEQ 348/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 302/334 332/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 26276028 m, 87120 m/sec, 68635715 t fired, .
[[35mlola[0m][.] 66 EF STEQ 353/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 307/334 338/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 26730104 m, 90815 m/sec, 69792763 t fired, .
[[35mlola[0m][.] 66 EF STEQ 358/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 312/334 343/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 27156113 m, 85201 m/sec, 70944334 t fired, .
[[35mlola[0m][.] 66 EF STEQ 363/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 317/334 349/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 27612155 m, 91208 m/sec, 72094936 t fired, .
[[35mlola[0m][.] 66 EF STEQ 368/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 322/334 354/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 28043685 m, 86306 m/sec, 73244726 t fired, .
[[35mlola[0m][.] 66 EF STEQ 373/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 327/334 360/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 28488778 m, 89018 m/sec, 74392204 t fired, .
[[35mlola[0m][.] 66 EF STEQ 378/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 332/334 365/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 28931629 m, 88570 m/sec, 75541282 t fired, .
[[35mlola[0m][.] 66 EF STEQ 383/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 388/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 31 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 334 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 3009 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 42 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 393/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 375 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 118
[[35mlola[0m][I] fired transitions : 180
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 429 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 500 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 47 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 600 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 5/600 1/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 56297 m, 11259 m/sec, 91976 t fired, .
[[35mlola[0m][.] 66 EF STEQ 398/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 10/600 2/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 115151 m, 11770 m/sec, 208950 t fired, .
[[35mlola[0m][.] 66 EF STEQ 403/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 15/600 2/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 174241 m, 11818 m/sec, 320835 t fired, .
[[35mlola[0m][.] 66 EF STEQ 408/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 20/600 3/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 233267 m, 11805 m/sec, 435152 t fired, .
[[35mlola[0m][.] 66 EF STEQ 413/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 25/600 3/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 292083 m, 11763 m/sec, 548586 t fired, .
[[35mlola[0m][.] 66 EF STEQ 418/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 30/600 4/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 352246 m, 12032 m/sec, 637652 t fired, .
[[35mlola[0m][.] 66 EF STEQ 423/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 35/600 4/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 410819 m, 11714 m/sec, 754038 t fired, .
[[35mlola[0m][.] 66 EF STEQ 428/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 40/600 5/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 469444 m, 11725 m/sec, 867437 t fired, .
[[35mlola[0m][.] 66 EF STEQ 433/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 45/600 6/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 559108 m, 17932 m/sec, 972043 t fired, .
[[35mlola[0m][.] 66 EF STEQ 438/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 50/600 7/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 651988 m, 18576 m/sec, 1074148 t fired, .
[[35mlola[0m][.] 66 EF STEQ 443/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 55/600 7/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 744897 m, 18581 m/sec, 1176123 t fired, .
[[35mlola[0m][.] 66 EF STEQ 448/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 60/600 8/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 837400 m, 18500 m/sec, 1278067 t fired, .
[[35mlola[0m][.] 66 EF STEQ 453/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 65/600 9/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 928072 m, 18134 m/sec, 1380832 t fired, .
[[35mlola[0m][.] 66 EF STEQ 458/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 70/600 10/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1020206 m, 18426 m/sec, 1482522 t fired, .
[[35mlola[0m][.] 66 EF STEQ 463/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 75/600 10/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1111501 m, 18259 m/sec, 1585129 t fired, .
[[35mlola[0m][.] 66 EF STEQ 468/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 80/600 11/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1202758 m, 18251 m/sec, 1688928 t fired, .
[[35mlola[0m][.] 66 EF STEQ 473/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 85/600 12/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1293862 m, 18220 m/sec, 1791349 t fired, .
[[35mlola[0m][.] 66 EF STEQ 478/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 90/600 13/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1385022 m, 18232 m/sec, 1894785 t fired, .
[[35mlola[0m][.] 66 EF STEQ 483/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 95/600 13/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1475624 m, 18120 m/sec, 1998351 t fired, .
[[35mlola[0m][.] 66 EF STEQ 488/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 100/600 14/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1550721 m, 15019 m/sec, 2097954 t fired, .
[[35mlola[0m][.] 66 EF STEQ 493/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 105/600 15/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1613015 m, 12458 m/sec, 2198742 t fired, .
[[35mlola[0m][.] 66 EF STEQ 498/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 110/600 15/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1676236 m, 12644 m/sec, 2298227 t fired, .
[[35mlola[0m][.] 66 EF STEQ 503/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 115/600 16/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1739021 m, 12557 m/sec, 2401700 t fired, .
[[35mlola[0m][.] 66 EF STEQ 508/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 120/600 16/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1802829 m, 12761 m/sec, 2509591 t fired, .
[[35mlola[0m][.] 66 EF STEQ 513/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 125/600 17/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1865760 m, 12586 m/sec, 2612395 t fired, .
[[35mlola[0m][.] 66 EF STEQ 518/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 130/600 17/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1929984 m, 12844 m/sec, 2717142 t fired, .
[[35mlola[0m][.] 66 EF STEQ 523/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 135/600 18/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2020553 m, 18113 m/sec, 2820018 t fired, .
[[35mlola[0m][.] 66 EF STEQ 528/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 140/600 19/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2112049 m, 18299 m/sec, 2922737 t fired, .
[[35mlola[0m][.] 66 EF STEQ 533/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 145/600 20/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2205014 m, 18593 m/sec, 3024472 t fired, .
[[35mlola[0m][.] 66 EF STEQ 538/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 150/600 21/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2297356 m, 18468 m/sec, 3125639 t fired, .
[[35mlola[0m][.] 66 EF STEQ 543/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 155/600 21/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2389300 m, 18388 m/sec, 3226826 t fired, .
[[35mlola[0m][.] 66 EF STEQ 548/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 160/600 22/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2475204 m, 17180 m/sec, 3321927 t fired, .
[[35mlola[0m][.] 66 EF STEQ 553/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 165/600 23/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2566347 m, 18228 m/sec, 3423786 t fired, .
[[35mlola[0m][.] 66 EF STEQ 558/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 170/600 23/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2657694 m, 18269 m/sec, 3526495 t fired, .
[[35mlola[0m][.] 66 EF STEQ 563/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 175/600 24/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2747961 m, 18053 m/sec, 3630681 t fired, .
[[35mlola[0m][.] 66 EF STEQ 568/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 180/600 25/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2837792 m, 17966 m/sec, 3728814 t fired, .
[[35mlola[0m][.] 66 EF STEQ 573/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 185/600 26/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2927388 m, 17919 m/sec, 3826578 t fired, .
[[35mlola[0m][.] 66 EF STEQ 578/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 190/600 27/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3017717 m, 18065 m/sec, 3924348 t fired, .
[[35mlola[0m][.] 66 EF STEQ 583/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 195/600 27/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3107227 m, 17902 m/sec, 4021935 t fired, .
[[35mlola[0m][.] 66 EF STEQ 588/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 200/600 28/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3190954 m, 16745 m/sec, 4124108 t fired, .
[[35mlola[0m][.] 66 EF STEQ 593/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 205/600 29/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3248586 m, 11526 m/sec, 4243400 t fired, .
[[35mlola[0m][.] 66 EF STEQ 598/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 210/600 29/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3306368 m, 11556 m/sec, 4354092 t fired, .
[[35mlola[0m][.] 66 EF STEQ 603/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 215/600 30/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3364673 m, 11661 m/sec, 4465896 t fired, .
[[35mlola[0m][.] 66 EF STEQ 608/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 220/600 30/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3423566 m, 11778 m/sec, 4580712 t fired, .
[[35mlola[0m][.] 66 EF STEQ 613/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 225/600 31/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3482786 m, 11844 m/sec, 4697874 t fired, .
[[35mlola[0m][.] 66 EF STEQ 618/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 230/600 31/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3544470 m, 12336 m/sec, 4809518 t fired, .
[[35mlola[0m][.] 66 EF STEQ 623/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 235/600 32/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3603273 m, 11760 m/sec, 4921673 t fired, .
[[35mlola[0m][.] 66 EF STEQ 628/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 240/600 32/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3664265 m, 12198 m/sec, 5029319 t fired, .
[[35mlola[0m][.] 66 EF STEQ 633/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 245/600 33/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3722985 m, 11744 m/sec, 5141349 t fired, .
[[35mlola[0m][.] 66 EF STEQ 638/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 250/600 33/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3781082 m, 11619 m/sec, 5264780 t fired, .
[[35mlola[0m][.] 66 EF STEQ 643/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 255/600 34/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3861285 m, 16040 m/sec, 5360696 t fired, .
[[35mlola[0m][.] 66 EF STEQ 648/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 260/600 35/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3954373 m, 18617 m/sec, 5461166 t fired, .
[[35mlola[0m][.] 66 EF STEQ 653/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 265/600 36/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4045021 m, 18129 m/sec, 5563075 t fired, .
[[35mlola[0m][.] 66 EF STEQ 658/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 270/600 36/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4130796 m, 17155 m/sec, 5658074 t fired, .
[[35mlola[0m][.] 66 EF STEQ 663/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 275/600 37/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4217586 m, 17358 m/sec, 5753013 t fired, .
[[35mlola[0m][.] 66 EF STEQ 668/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 280/600 38/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4300581 m, 16599 m/sec, 5843749 t fired, .
[[35mlola[0m][.] 66 EF STEQ 673/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 285/600 39/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4389763 m, 17836 m/sec, 5942760 t fired, .
[[35mlola[0m][.] 66 EF STEQ 678/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 290/600 39/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4478433 m, 17734 m/sec, 6040680 t fired, .
[[35mlola[0m][.] 66 EF STEQ 683/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 295/600 40/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4571121 m, 18537 m/sec, 6141688 t fired, .
[[35mlola[0m][.] 66 EF STEQ 688/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 300/600 41/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4663351 m, 18446 m/sec, 6242417 t fired, .
[[35mlola[0m][.] 66 EF STEQ 693/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 305/600 42/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4755315 m, 18392 m/sec, 6341502 t fired, .
[[35mlola[0m][.] 66 EF STEQ 698/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 310/600 43/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4844941 m, 17925 m/sec, 6440562 t fired, .
[[35mlola[0m][.] 66 EF STEQ 703/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 315/600 43/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4933014 m, 17614 m/sec, 6536875 t fired, .
[[35mlola[0m][.] 66 EF STEQ 708/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 320/600 44/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5024043 m, 18205 m/sec, 6636968 t fired, .
[[35mlola[0m][.] 66 EF STEQ 713/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 325/600 45/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5113749 m, 17941 m/sec, 6738376 t fired, .
[[35mlola[0m][.] 66 EF STEQ 718/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 330/600 45/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5199731 m, 17196 m/sec, 6834683 t fired, .
[[35mlola[0m][.] 66 EF STEQ 723/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 335/600 46/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5285302 m, 17114 m/sec, 6935211 t fired, .
[[35mlola[0m][.] 66 EF STEQ 728/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 340/600 47/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5341011 m, 11141 m/sec, 7050977 t fired, .
[[35mlola[0m][.] 66 EF STEQ 733/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 345/600 47/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5400139 m, 11825 m/sec, 7162400 t fired, .
[[35mlola[0m][.] 66 EF STEQ 738/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 350/600 48/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5454485 m, 10869 m/sec, 7267092 t fired, .
[[35mlola[0m][.] 66 EF STEQ 743/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 355/600 48/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5525663 m, 14235 m/sec, 7374539 t fired, .
[[35mlola[0m][.] 66 EF STEQ 748/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 360/600 49/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5612243 m, 17316 m/sec, 7471023 t fired, .
[[35mlola[0m][.] 66 EF STEQ 753/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 365/600 50/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5702896 m, 18130 m/sec, 7571058 t fired, .
[[35mlola[0m][.] 66 EF STEQ 758/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 370/600 51/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5792628 m, 17946 m/sec, 7669947 t fired, .
[[35mlola[0m][.] 66 EF STEQ 763/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 375/600 52/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5882698 m, 18014 m/sec, 7767822 t fired, .
[[35mlola[0m][.] 66 EF STEQ 768/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 380/600 52/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5969835 m, 17427 m/sec, 7862505 t fired, .
[[35mlola[0m][.] 66 EF STEQ 773/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 385/600 53/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6050773 m, 16187 m/sec, 7952033 t fired, .
[[35mlola[0m][.] 66 EF STEQ 778/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 390/600 54/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6132208 m, 16287 m/sec, 8043987 t fired, .
[[35mlola[0m][.] 66 EF STEQ 783/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 395/600 54/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6198121 m, 13182 m/sec, 8143731 t fired, .
[[35mlola[0m][.] 66 EF STEQ 788/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 400/600 55/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6284946 m, 17365 m/sec, 8243170 t fired, .
[[35mlola[0m][.] 66 EF STEQ 793/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 405/600 56/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6376874 m, 18385 m/sec, 8344225 t fired, .
[[35mlola[0m][.] 66 EF STEQ 798/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 410/600 57/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6465855 m, 17796 m/sec, 8440707 t fired, .
[[35mlola[0m][.] 66 EF STEQ 803/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 415/600 57/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6557258 m, 18280 m/sec, 8540483 t fired, .
[[35mlola[0m][.] 66 EF STEQ 808/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 420/600 58/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6649442 m, 18436 m/sec, 8640474 t fired, .
[[35mlola[0m][.] 66 EF STEQ 813/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 425/600 59/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6741822 m, 18476 m/sec, 8741365 t fired, .
[[35mlola[0m][.] 66 EF STEQ 818/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 430/600 60/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6834068 m, 18449 m/sec, 8842232 t fired, .
[[35mlola[0m][.] 66 EF STEQ 823/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 435/600 61/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6925536 m, 18293 m/sec, 8942663 t fired, .
[[35mlola[0m][.] 66 EF STEQ 828/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 440/600 61/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7013334 m, 17559 m/sec, 9039358 t fired, .
[[35mlola[0m][.] 66 EF STEQ 833/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 445/600 62/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7101626 m, 17658 m/sec, 9137355 t fired, .
[[35mlola[0m][.] 66 EF STEQ 838/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 450/600 63/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7187562 m, 17187 m/sec, 9232539 t fired, .
[[35mlola[0m][.] 66 EF STEQ 843/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 455/600 63/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7274922 m, 17472 m/sec, 9332895 t fired, .
[[35mlola[0m][.] 66 EF STEQ 848/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 460/600 64/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7365384 m, 18092 m/sec, 9434330 t fired, .
[[35mlola[0m][.] 66 EF STEQ 853/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 465/600 65/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7455209 m, 17965 m/sec, 9536035 t fired, .
[[35mlola[0m][.] 66 EF STEQ 858/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 470/600 66/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7548196 m, 18597 m/sec, 9636321 t fired, .
[[35mlola[0m][.] 66 EF STEQ 863/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 475/600 67/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7640160 m, 18392 m/sec, 9736769 t fired, .
[[35mlola[0m][.] 66 EF STEQ 868/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 480/600 67/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7731604 m, 18288 m/sec, 9837588 t fired, .
[[35mlola[0m][.] 66 EF STEQ 873/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 485/600 68/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7823577 m, 18394 m/sec, 9937976 t fired, .
[[35mlola[0m][.] 66 EF STEQ 878/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 490/600 69/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7914875 m, 18259 m/sec, 10039121 t fired, .
[[35mlola[0m][.] 66 EF STEQ 883/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 495/600 70/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8004910 m, 18007 m/sec, 10137899 t fired, .
[[35mlola[0m][.] 66 EF STEQ 888/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 500/600 71/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8095884 m, 18194 m/sec, 10239163 t fired, .
[[35mlola[0m][.] 66 EF STEQ 893/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 505/600 72/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8186980 m, 18219 m/sec, 10340480 t fired, .
[[35mlola[0m][.] 66 EF STEQ 898/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 510/600 72/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8278741 m, 18352 m/sec, 10441586 t fired, .
[[35mlola[0m][.] 66 EF STEQ 903/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 515/600 73/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8370187 m, 18289 m/sec, 10543306 t fired, .
[[35mlola[0m][.] 66 EF STEQ 908/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 520/600 74/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8461031 m, 18168 m/sec, 10644339 t fired, .
[[35mlola[0m][.] 66 EF STEQ 913/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 525/600 74/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8549196 m, 17633 m/sec, 10743768 t fired, .
[[35mlola[0m][.] 66 EF STEQ 918/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 530/600 75/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8641314 m, 18423 m/sec, 10843704 t fired, .
[[35mlola[0m][.] 66 EF STEQ 923/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 535/600 76/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8732822 m, 18301 m/sec, 10944821 t fired, .
[[35mlola[0m][.] 66 EF STEQ 928/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 540/600 77/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8818257 m, 17087 m/sec, 11036941 t fired, .
[[35mlola[0m][.] 66 EF STEQ 933/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 545/600 77/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8909458 m, 18240 m/sec, 11137310 t fired, .
[[35mlola[0m][.] 66 EF STEQ 938/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 550/600 78/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8993400 m, 16788 m/sec, 11230600 t fired, .
[[35mlola[0m][.] 66 EF STEQ 943/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 555/600 79/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9084163 m, 18152 m/sec, 11331753 t fired, .
[[35mlola[0m][.] 66 EF STEQ 948/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 560/600 79/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9174951 m, 18157 m/sec, 11432787 t fired, .
[[35mlola[0m][.] 66 EF STEQ 953/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 565/600 80/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9265442 m, 18098 m/sec, 11536152 t fired, .
[[35mlola[0m][.] 66 EF STEQ 958/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 570/600 81/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9353271 m, 17565 m/sec, 11635221 t fired, .
[[35mlola[0m][.] 66 EF STEQ 963/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 575/600 82/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9437118 m, 16769 m/sec, 11730652 t fired, .
[[35mlola[0m][.] 66 EF STEQ 968/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 580/600 82/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9522085 m, 16993 m/sec, 11824944 t fired, .
[[35mlola[0m][.] 66 EF STEQ 973/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 585/600 83/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9599093 m, 15401 m/sec, 11929435 t fired, .
[[35mlola[0m][.] 66 EF STEQ 978/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 590/600 84/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9681457 m, 16472 m/sec, 12035280 t fired, .
[[35mlola[0m][.] 66 EF STEQ 983/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 595/600 84/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9757764 m, 15261 m/sec, 12145195 t fired, .
[[35mlola[0m][.] 66 EF STEQ 988/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 2 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EFEG EXCL 600/600 85/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9838476 m, 16142 m/sec, 12235353 t fired, .
[[35mlola[0m][.] 66 EF STEQ 993/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 63 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 1 1 0 5 1 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 998/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 47 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 47 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 2399 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 3 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 5/599 4/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 427113 m, 85422 m/sec, 1498318 t fired, .
[[35mlola[0m][.] 63 EFEG EXCL 5/2399 1/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 56313 m, -1956432 m/sec, 92025 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1003/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 3 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 10/599 8/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 844980 m, 83573 m/sec, 3099148 t fired, .
[[35mlola[0m][.] 63 EFEG EXCL 10/479 2/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 112495 m, 11236 m/sec, 203423 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1008/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 3 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 15/599 11/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1274758 m, 85955 m/sec, 4737712 t fired, .
[[35mlola[0m][.] 63 EFEG EXCL 15/479 2/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 171284 m, 11757 m/sec, 314279 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1013/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 3 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 20/599 14/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 1698744 m, 84797 m/sec, 6356051 t fired, .
[[35mlola[0m][.] 63 EFEG EXCL 20/479 3/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 229820 m, 11707 m/sec, 427717 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1018/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 3 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 25/599 17/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2128711 m, 85993 m/sec, 7949356 t fired, .
[[35mlola[0m][.] 63 EFEG EXCL 25/479 3/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 288551 m, 11746 m/sec, 541752 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1023/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 3 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 30/599 20/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 2574405 m, 89138 m/sec, 9562981 t fired, .
[[35mlola[0m][.] 63 EFEG EXCL 30/479 4/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 348061 m, 11902 m/sec, 630068 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1028/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 3 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 35/599 24/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3025991 m, 90317 m/sec, 11146802 t fired, .
[[35mlola[0m][.] 63 EFEG EXCL 35/479 4/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 406457 m, 11679 m/sec, 745541 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1033/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 3 0 5 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 40/599 27/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3466998 m, 88201 m/sec, 12717712 t fired, .
[[35mlola[0m][.] 63 EFEG EXCL 40/479 5/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 464417 m, 11592 m/sec, 860458 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1038/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 63 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 45/599 31/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 3960751 m, 98750 m/sec, 14296897 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1043/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 50/599 34/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4443190 m, 96487 m/sec, 15845471 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1048/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 55/599 38/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 4920812 m, 95524 m/sec, 17405307 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1053/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 60/599 41/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5376450 m, 91127 m/sec, 18936326 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1058/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 65/599 44/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 5808441 m, 86398 m/sec, 20492177 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1063/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 70/599 47/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6241562 m, 86624 m/sec, 22044144 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1068/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 75/599 50/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 6672946 m, 86276 m/sec, 23574220 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1073/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 80/599 54/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7169596 m, 99330 m/sec, 25097759 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1078/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 85/599 58/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 7683651 m, 102811 m/sec, 26692800 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1083/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 90/599 62/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8223365 m, 107942 m/sec, 28278266 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1088/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 95/599 65/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 8669832 m, 89293 m/sec, 29766811 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1093/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 100/599 69/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9160028 m, 98039 m/sec, 31282879 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1098/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 105/599 72/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 9657342 m, 99462 m/sec, 32818808 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1103/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 110/599 77/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 10225393 m, 113610 m/sec, 34394077 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1108/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 115/599 81/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 10770415 m, 109004 m/sec, 35906311 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1113/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 120/599 86/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 11327407 m, 111398 m/sec, 37393185 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1118/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 125/599 90/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 11860267 m, 106572 m/sec, 38935474 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1123/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 130/599 94/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 12386010 m, 105148 m/sec, 40416016 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1128/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 135/599 98/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 12908069 m, 104411 m/sec, 41894476 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1133/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 140/599 103/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 13464457 m, 111277 m/sec, 43392993 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1138/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 145/599 107/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 14012277 m, 109564 m/sec, 44788047 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1143/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 150/599 111/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 14514441 m, 100432 m/sec, 46186842 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1148/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 155/599 116/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 15041747 m, 105461 m/sec, 47613543 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1153/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 160/599 120/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 15615130 m, 114676 m/sec, 49055096 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1158/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 165/599 125/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 16136300 m, 104234 m/sec, 50394046 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1163/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 170/599 129/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 16706145 m, 113969 m/sec, 51873424 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1168/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 175/599 134/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 17276376 m, 114046 m/sec, 53221239 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1173/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 180/599 139/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 17843452 m, 113415 m/sec, 54660905 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1178/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 185/599 144/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 18460884 m, 123486 m/sec, 56137531 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1183/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 190/599 148/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 19036907 m, 115204 m/sec, 57635368 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1188/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 195/599 153/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 19593886 m, 111395 m/sec, 59123740 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1193/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 200/599 158/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 20191948 m, 119612 m/sec, 60580383 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1198/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 205/599 162/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 20775048 m, 116620 m/sec, 62039201 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1203/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 210/599 167/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 21343611 m, 113712 m/sec, 63538166 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1208/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 215/599 172/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 21936584 m, 118594 m/sec, 64968190 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1213/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 220/599 177/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 22511628 m, 115008 m/sec, 66439202 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1218/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 225/599 181/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 23079450 m, 113564 m/sec, 67969358 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1223/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 230/599 186/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 23625604 m, 109230 m/sec, 69460981 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1228/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 235/599 191/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 24251266 m, 125132 m/sec, 70890183 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1233/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 240/599 196/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 24832176 m, 116182 m/sec, 72349631 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1238/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 245/599 200/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 25400118 m, 113588 m/sec, 73840613 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1243/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 250/599 205/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 26000984 m, 120173 m/sec, 75315405 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1248/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 255/599 210/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 26560635 m, 111930 m/sec, 76718383 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1253/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 260/599 214/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 27109411 m, 109755 m/sec, 78062245 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1258/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 265/599 219/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 27643662 m, 106850 m/sec, 79541994 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1263/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 270/599 223/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 28193132 m, 109894 m/sec, 81033098 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1268/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 275/599 228/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 28781829 m, 117739 m/sec, 82481926 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1273/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 280/599 233/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 29370060 m, 117646 m/sec, 83936916 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1278/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 285/599 236/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 29840429 m, 94073 m/sec, 85214145 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1283/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 290/599 241/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 30363585 m, 104631 m/sec, 86637842 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1288/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 295/599 245/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 30931335 m, 113550 m/sec, 88024075 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1293/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 300/599 250/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 31501080 m, 113949 m/sec, 89475107 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1298/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 305/599 255/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 32092671 m, 118318 m/sec, 90927347 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1303/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 310/599 259/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 32659880 m, 113441 m/sec, 92375973 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1308/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 315/599 264/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 33251898 m, 118403 m/sec, 93880554 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1313/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 320/599 269/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 33787490 m, 107118 m/sec, 95328302 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1318/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 325/599 273/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 34322648 m, 107031 m/sec, 96779275 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1323/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 330/599 278/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 34900864 m, 115643 m/sec, 98201943 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1329/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 336/599 282/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 35477962 m, 115419 m/sec, 99673088 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1334/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 341/599 287/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 36056644 m, 115736 m/sec, 101116750 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1339/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 346/599 292/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 36635524 m, 115776 m/sec, 102538661 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1344/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 351/599 296/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 37213517 m, 115598 m/sec, 103949297 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1349/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 356/599 301/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 37808098 m, 118916 m/sec, 105453002 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1354/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 361/599 306/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 38382315 m, 114843 m/sec, 106875035 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1359/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 366/599 311/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 38967079 m, 116952 m/sec, 108351577 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1364/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 371/599 315/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 39487453 m, 104074 m/sec, 109667395 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1369/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 376/599 319/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 40057052 m, 113919 m/sec, 111121770 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1374/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 381/599 324/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 40606857 m, 109961 m/sec, 112496936 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1379/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 386/599 329/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 41190452 m, 116719 m/sec, 113985933 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1384/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 391/599 333/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 41768204 m, 115550 m/sec, 115483805 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1389/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 396/599 338/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 42362181 m, 118795 m/sec, 116875955 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1394/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 401/599 343/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 42955127 m, 118589 m/sec, 118295532 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1399/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 406/599 348/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 43568040 m, 122582 m/sec, 119664401 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1404/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 411/599 352/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 44132909 m, 112973 m/sec, 121087716 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1409/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 416/599 357/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 44718153 m, 117048 m/sec, 122603906 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1414/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 421/599 362/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 45317600 m, 119889 m/sec, 123997411 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1419/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 426/599 367/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 45915744 m, 119628 m/sec, 125414280 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1424/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 431/599 372/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 46489258 m, 114702 m/sec, 126858519 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1429/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 436/599 376/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 47057692 m, 113686 m/sec, 128253986 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1434/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 441/599 381/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 47623077 m, 113077 m/sec, 129631017 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1439/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 446/599 385/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 48206854 m, 116755 m/sec, 131042291 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1444/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 451/599 390/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 48766176 m, 111864 m/sec, 132481184 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1449/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 456/599 395/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 49362223 m, 119209 m/sec, 133926607 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1454/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 461/599 399/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 49955267 m, 118608 m/sec, 135323045 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1459/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 466/599 404/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 50535882 m, 116123 m/sec, 136762195 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1464/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 471/599 409/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 51111758 m, 115175 m/sec, 138166936 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1469/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 476/599 413/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 51689081 m, 115464 m/sec, 139624887 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1474/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 481/599 418/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 52244662 m, 111116 m/sec, 140972148 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1479/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 486/599 422/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 52780359 m, 107139 m/sec, 142314775 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1484/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 491/599 427/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 53295529 m, 103034 m/sec, 143557413 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1489/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 496/599 431/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 53832194 m, 107333 m/sec, 144876016 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1494/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 501/599 435/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 54375548 m, 108670 m/sec, 146164145 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1499/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 506/599 440/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 54952742 m, 115438 m/sec, 147630165 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1504/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 511/599 444/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 55511378 m, 111727 m/sec, 148970708 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1509/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 516/599 449/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 56100779 m, 117880 m/sec, 150425672 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1514/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 521/599 454/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 56648604 m, 109565 m/sec, 151852223 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1519/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 526/599 458/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 57211379 m, 112555 m/sec, 153245748 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1524/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 531/599 463/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 57785008 m, 114725 m/sec, 154689735 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1529/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 536/599 468/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 58366201 m, 116238 m/sec, 156160575 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1534/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 541/599 473/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 58963026 m, 119365 m/sec, 157529586 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1539/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 546/599 477/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 59523098 m, 112014 m/sec, 158981729 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1544/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 551/599 482/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 60107653 m, 116911 m/sec, 160484038 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1549/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 556/599 487/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 60696302 m, 117729 m/sec, 161837157 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1554/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 561/599 491/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 61274252 m, 115590 m/sec, 163294130 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1559/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 566/599 496/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 61847704 m, 114690 m/sec, 164818874 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1564/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 571/599 501/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 62415032 m, 113465 m/sec, 166210130 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1569/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 576/599 505/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 62982609 m, 113515 m/sec, 167587041 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1574/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 581/599 510/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 63576448 m, 118767 m/sec, 169019925 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1579/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 586/599 515/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 64158199 m, 116350 m/sec, 170438014 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1584/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 591/599 520/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 64742206 m, 116801 m/sec, 171870910 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1589/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 596/599 524/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 65257088 m, 102976 m/sec, 173095952 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1594/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 62 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 1 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1599/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 47 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 1798 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 47
[[35mlola[0m][I] fired transitions : 93
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 2 0 5 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 5/599 4/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 458979 m, -12959621 m/sec, 1620998 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1604/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 62 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1609/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 894 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 5/894 4/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15 411802 m, 82360 m/sec, 1595288 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1614/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 10/894 7/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15 694302 m, 56500 m/sec, 2966990 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1619/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 15/894 10/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15 1062716 m, 73682 m/sec, 4482747 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1624/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 20/894 13/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15 1417712 m, 70999 m/sec, 5986906 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1629/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 25/894 15/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15 1737208 m, 63899 m/sec, 7491296 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1634/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 30/894 19/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15 2100701 m, 72698 m/sec, 8977357 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1639/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 35/894 21/2000 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15 2465401 m, 72940 m/sec, 10433558 t fired, .
[[35mlola[0m][.] 66 EF STEQ 1644/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2723860
[[35mlola[0m][I] fired transitions : 11181905
[[35mlola[0m][I] time used : 37
[[35mlola[0m][I] memory pages used : 24
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 9 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 1751 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for PolyORBLF-PT-S06J04T08-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 65621
[[35mlola[0m][I] fired transitions : 123129
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1649/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1654/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1659/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1664/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1669/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1674/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1679/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1684/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1689/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1694/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1699/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1704/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1709/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1714/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1719/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1724/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1729/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1734/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1739/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1744/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1749/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1754/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1759/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1764/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1967 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1769/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1972 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1774/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1977 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1779/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1982 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1784/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1987 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1789/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1992 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1794/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1997 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1799/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2002 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1804/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2007 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1809/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2012 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1814/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2017 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1819/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2022 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1824/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2027 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13: DISJ 0 0 1 0 5 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF STEQ 1829/3397 0/5 PolyORBLF-PT-S06J04T08-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2032 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-03: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T08-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S06J04T08"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PolyORBLF-PT-S06J04T08, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654448100329"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S06J04T08.tgz
mv PolyORBLF-PT-S06J04T08 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;