About the Execution of LoLA for PolyORBLF-PT-S06J04T06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1540071.00 | 0.00 | 0.00 | ?TFTTFTF???F???? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654448100321.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PolyORBLF-PT-S06J04T06, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654448100321
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 12M
-rw-r--r-- 1 mcc users 25K Apr 11 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 157K Apr 11 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 67K Apr 11 16:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 329K Apr 11 16:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 9.3K Apr 23 07:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 38K Apr 23 07:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 160K Apr 23 07:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 538K Apr 23 07:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 27K Apr 11 17:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 156K Apr 11 17:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 25K Apr 11 17:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 134K Apr 11 17:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.2K Apr 23 07:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.9K Apr 23 07:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 11M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-01
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-02
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-03
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-04
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-05
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-06
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-07
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-11
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14
FORMULA_NAME PolyORBLF-PT-S06J04T06-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717064258079
FORMULA PolyORBLF-PT-S06J04T06-CTLCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T06-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T06-CTLCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T06-CTLCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T06-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T06-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T06-CTLCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J04T06-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717065798150
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 43 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 43 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 4 2 2 0 4 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 0/300 1/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14 10141 m, 2028 m/sec, 26971 t fired, .
[[35mlola[0m][.] 66 EF FNDP 0/1651 0/5 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 --
[[35mlola[0m][.] 69 EF STEQ 0/1651 0/5 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 67 (type FNDP) for 43 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 43 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type FNDP) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 5/367 4/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14 364800 m, 70931 m/sec, 1293727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 10/367 7/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14 695792 m, 66198 m/sec, 2629814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 15/367 10/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14 990856 m, 59012 m/sec, 3836817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 996595
[[35mlola[0m][I] fired transitions : 3861355
[[35mlola[0m][I] time used : 15
[[35mlola[0m][I] memory pages used : 10
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 411 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 149864
[[35mlola[0m][I] fired transitions : 830418
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 36 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 469 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 2/469 2/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 109821 m, 21964 m/sec, 411905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 7/469 4/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 373881 m, 52812 m/sec, 1699649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 12/469 6/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 615670 m, 48357 m/sec, 2933304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 17/469 9/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 863658 m, 49597 m/sec, 4159234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 22/469 11/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 1104657 m, 48199 m/sec, 5366621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 27/469 12/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 1330552 m, 45179 m/sec, 6542409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 32/469 14/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 1553824 m, 44654 m/sec, 7740420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 37/469 16/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 1802011 m, 49637 m/sec, 8924424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 42/469 18/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 2029598 m, 45517 m/sec, 10111138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 47/469 20/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 2265151 m, 47110 m/sec, 11276630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 52/469 22/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 2460003 m, 38970 m/sec, 12284180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 57/469 24/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 2674942 m, 42987 m/sec, 13305675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 62/469 26/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 2909961 m, 47003 m/sec, 14315547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 67/469 28/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 3146015 m, 47210 m/sec, 15337615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 72/469 30/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 3394127 m, 49622 m/sec, 16420801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 77/469 32/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 3628285 m, 46831 m/sec, 17494785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 82/469 34/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 3854474 m, 45237 m/sec, 18560277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 87/469 36/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 4099810 m, 49067 m/sec, 19624266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 92/469 38/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 4354234 m, 50884 m/sec, 20686821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 97/469 41/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 4614907 m, 52134 m/sec, 21773430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 102/469 43/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 4882840 m, 53586 m/sec, 22850642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 107/469 46/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 5147925 m, 53017 m/sec, 23887548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 112/469 48/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 5405768 m, 51568 m/sec, 24913704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 117/469 50/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 5655156 m, 49877 m/sec, 26011701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 122/469 54/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 6023670 m, 73702 m/sec, 27276456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 127/469 56/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 6294554 m, 54176 m/sec, 28432569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 132/469 59/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 6604768 m, 62042 m/sec, 29609499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 137/469 63/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 6946319 m, 68310 m/sec, 30778061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 142/469 65/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 7222680 m, 55272 m/sec, 31930546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 147/469 68/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 7511124 m, 57688 m/sec, 33088497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 152/469 70/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 7804095 m, 58594 m/sec, 34274488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 157/469 74/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 8162108 m, 71602 m/sec, 35467216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 162/469 77/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 8456430 m, 58864 m/sec, 36568755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 167/469 80/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 8755574 m, 59828 m/sec, 37689801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 172/469 82/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 9046146 m, 58114 m/sec, 38765920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 177/469 85/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 9320129 m, 54796 m/sec, 39791452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 182/469 88/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 9630824 m, 62139 m/sec, 40935802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 187/469 91/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 9924173 m, 58669 m/sec, 42026347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 192/469 94/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 10251136 m, 65392 m/sec, 43182884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 197/469 97/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 10586591 m, 67091 m/sec, 44331465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 202/469 100/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 10923999 m, 67481 m/sec, 45562040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 207/469 104/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 11279822 m, 71164 m/sec, 46849417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 212/469 107/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 11627291 m, 69493 m/sec, 48096078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 217/469 111/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 11972788 m, 69099 m/sec, 49336558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 222/469 114/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 12341145 m, 73671 m/sec, 50489579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 227/469 118/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 12695864 m, 70943 m/sec, 51703997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 232/469 121/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 13044344 m, 69696 m/sec, 52982947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 237/469 125/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 13397235 m, 70578 m/sec, 54236224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 242/469 128/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 13749624 m, 70477 m/sec, 55514967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 247/469 132/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 14110052 m, 72085 m/sec, 56726295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 252/469 135/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 14456118 m, 69213 m/sec, 57906578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 257/469 139/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 14820276 m, 72831 m/sec, 59132431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 262/469 142/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 15173727 m, 70690 m/sec, 60390484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 267/469 146/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 15524343 m, 70123 m/sec, 61688837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 272/469 149/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 15876413 m, 70414 m/sec, 62869858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 277/469 152/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 16190472 m, 62811 m/sec, 64093831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 282/469 155/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 16525251 m, 66955 m/sec, 65300925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 287/469 159/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 16871914 m, 69332 m/sec, 66575958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 292/469 162/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 17219488 m, 69514 m/sec, 67834400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 297/469 165/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 17565024 m, 69107 m/sec, 69036174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 302/469 169/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 17919917 m, 70978 m/sec, 70279542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 307/469 172/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 18273422 m, 70701 m/sec, 71488941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 312/469 176/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 18609976 m, 67310 m/sec, 72706442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 317/469 179/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 18962759 m, 70556 m/sec, 73892171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 322/469 183/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 19316173 m, 70682 m/sec, 75097806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 327/469 186/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 19675544 m, 71874 m/sec, 76361479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 332/469 190/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 20030253 m, 70941 m/sec, 77628081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 337/469 193/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 20360240 m, 65997 m/sec, 78841578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 342/469 196/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 20711437 m, 70239 m/sec, 80144144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 347/469 200/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 21068557 m, 71424 m/sec, 81412848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 352/469 203/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 21441307 m, 74550 m/sec, 82638207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 357/469 206/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 21741040 m, 59946 m/sec, 83673115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 362/469 210/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 22081855 m, 68163 m/sec, 84878545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 367/469 213/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 22425017 m, 68632 m/sec, 85999194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 372/469 216/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 22778175 m, 70631 m/sec, 87150809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 377/469 220/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 23122572 m, 68879 m/sec, 88355064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 382/469 223/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 23475949 m, 70675 m/sec, 89598361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 387/469 227/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 23834289 m, 71668 m/sec, 90853998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 392/469 230/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 24179668 m, 69075 m/sec, 92086345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 397/469 233/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 24513819 m, 66830 m/sec, 93282474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 402/469 236/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 24848798 m, 66995 m/sec, 94479743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 407/469 240/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 25196007 m, 69441 m/sec, 95746949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 412/469 243/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 25529261 m, 66650 m/sec, 96946911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 417/469 246/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 25876555 m, 69458 m/sec, 98108097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 422/469 250/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 26246713 m, 74031 m/sec, 99322445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 427/469 253/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 26557243 m, 62106 m/sec, 100543122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 432/469 256/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 26887908 m, 66133 m/sec, 101782184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 437/469 260/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 27252475 m, 72913 m/sec, 103048073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 442/469 263/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 27645173 m, 78539 m/sec, 104218128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 447/469 267/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 27996093 m, 70184 m/sec, 105510642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 452/469 270/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 28330385 m, 66858 m/sec, 106725983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 457/469 274/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 28684111 m, 70745 m/sec, 108012437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 462/469 277/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 29043994 m, 71976 m/sec, 109241098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 467/469 281/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 29398926 m, 70986 m/sec, 110496344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 36 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 468 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 36 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 2813 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 303740
[[35mlola[0m][I] fired transitions : 728796
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 562 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 2/562 1/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 79926 m, 15985 m/sec, 377365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 7/562 4/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 305915 m, 45197 m/sec, 1647828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 12/562 5/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 509923 m, 40801 m/sec, 2877320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 17/562 7/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 708462 m, 39707 m/sec, 4087032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 22/562 9/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 906550 m, 39617 m/sec, 5295584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 27/562 11/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 1106445 m, 39979 m/sec, 6475511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 32/562 12/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 1270808 m, 32872 m/sec, 7478730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 37/562 13/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 1429695 m, 31777 m/sec, 8495080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 42/562 15/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 1591959 m, 32452 m/sec, 9528088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 47/562 16/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 1774610 m, 36530 m/sec, 10570176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 52/562 18/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 1966582 m, 38394 m/sec, 11736849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 57/562 19/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 2157693 m, 38222 m/sec, 12920339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 62/562 21/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 2350920 m, 38645 m/sec, 14100786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 67/562 22/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 2550705 m, 39957 m/sec, 15246796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 72/562 24/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 2758752 m, 41609 m/sec, 16404776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 77/562 26/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 2971665 m, 42582 m/sec, 17550824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 82/562 28/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 3189739 m, 43614 m/sec, 18668510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 87/562 30/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 3384582 m, 38968 m/sec, 19749365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 92/562 31/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 3560956 m, 35274 m/sec, 20773558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 97/562 33/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 3743791 m, 36567 m/sec, 21792224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 102/562 35/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 3953911 m, 42024 m/sec, 22897652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 107/562 36/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 4155892 m, 40396 m/sec, 23991496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 112/562 39/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 4374548 m, 43731 m/sec, 25110162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 117/562 40/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 4588156 m, 42721 m/sec, 26216973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 122/562 43/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 4820596 m, 46488 m/sec, 27343532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 127/562 45/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 5030271 m, 41935 m/sec, 28419473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 132/562 47/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 5260464 m, 46038 m/sec, 29565477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 137/562 48/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 5475457 m, 42998 m/sec, 30681253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 142/562 51/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 5704700 m, 45848 m/sec, 31825045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 147/562 53/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 5959550 m, 50970 m/sec, 33018373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 152/562 55/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 6168694 m, 41828 m/sec, 34161367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 157/562 57/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 6402459 m, 46753 m/sec, 35296917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 162/562 60/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 6646010 m, 48710 m/sec, 36430556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 167/562 62/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 6872088 m, 45215 m/sec, 37532988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 172/562 64/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 7096459 m, 44874 m/sec, 38664714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 177/562 66/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 7319863 m, 44680 m/sec, 39805540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 182/562 68/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 7544415 m, 44910 m/sec, 40966317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 187/562 70/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 7794140 m, 49945 m/sec, 42095134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 192/562 73/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 8053835 m, 51939 m/sec, 43278934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 197/562 75/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 8289789 m, 47190 m/sec, 44422331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 202/562 77/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 8543534 m, 50749 m/sec, 45618468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 207/562 80/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 8798336 m, 50960 m/sec, 46859465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 212/562 82/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 9043198 m, 48972 m/sec, 48046639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 217/562 85/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 9307370 m, 52834 m/sec, 49263607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 222/562 87/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 9543233 m, 47172 m/sec, 50434389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 227/562 90/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 9788128 m, 48979 m/sec, 51620307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 232/562 92/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 10024235 m, 47221 m/sec, 52748360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 237/562 94/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 10283154 m, 51783 m/sec, 53970266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 242/562 97/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 10527818 m, 48932 m/sec, 55152829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 247/562 99/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 10792652 m, 52966 m/sec, 56362369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 252/562 102/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 11053298 m, 52129 m/sec, 57592957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 257/562 104/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 11295102 m, 48360 m/sec, 58777094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 262/562 106/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 11539499 m, 48879 m/sec, 59877603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 267/562 109/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 11774631 m, 47026 m/sec, 61019313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 272/562 111/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 12027027 m, 50479 m/sec, 62220114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 277/562 114/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 12290816 m, 52757 m/sec, 63463608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 282/562 116/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 12553406 m, 52518 m/sec, 64699263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 287/562 119/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 12813271 m, 51973 m/sec, 65926837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 292/562 122/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 13072152 m, 51776 m/sec, 67122360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 297/562 124/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 13313893 m, 48348 m/sec, 68230591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 302/562 126/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 13572761 m, 51773 m/sec, 69429414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 307/562 129/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 13826656 m, 50779 m/sec, 70609871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 312/562 132/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 14086941 m, 52057 m/sec, 71846731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 317/562 134/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 14349452 m, 52502 m/sec, 73093870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 322/562 136/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 14591241 m, 48357 m/sec, 74234416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 327/562 139/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 14848582 m, 51468 m/sec, 75443095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 332/562 141/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 15065759 m, 43435 m/sec, 76602776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 337/562 143/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 15321971 m, 51242 m/sec, 77801138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 342/562 146/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 15586725 m, 52950 m/sec, 79032535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 347/562 148/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 15829343 m, 48523 m/sec, 80172968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 352/562 151/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 16048501 m, 43831 m/sec, 81226315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 357/562 153/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 16294815 m, 49262 m/sec, 82399028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 362/562 156/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 16550331 m, 51103 m/sec, 83563275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 367/562 158/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 16803481 m, 50630 m/sec, 84739121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 372/562 160/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 17047849 m, 48873 m/sec, 85902655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 377/562 163/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 17294803 m, 49390 m/sec, 87088909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 382/562 165/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 17538972 m, 48833 m/sec, 88218447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 387/562 168/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 17799198 m, 52045 m/sec, 89445215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 392/562 170/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 18042083 m, 48577 m/sec, 90564032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 397/562 173/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 18287927 m, 49168 m/sec, 91713260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 402/562 175/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 18530313 m, 48477 m/sec, 92902351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 407/562 177/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 18791461 m, 52229 m/sec, 94138010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 412/562 180/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 19059137 m, 53535 m/sec, 95385316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 417/562 183/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 19312194 m, 50611 m/sec, 96611767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 422/562 185/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 19562489 m, 50059 m/sec, 97777584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 427/562 187/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 19800687 m, 47639 m/sec, 98900212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 432/562 190/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 20053245 m, 50511 m/sec, 100097166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 437/562 192/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 20286278 m, 46606 m/sec, 101187604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 442/562 194/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 20542559 m, 51256 m/sec, 102346708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 447/562 197/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 20792494 m, 49987 m/sec, 103498983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 452/562 199/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 21041406 m, 49782 m/sec, 104693620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 457/562 202/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 21295235 m, 50765 m/sec, 105898320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 462/562 204/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 21503154 m, 41583 m/sec, 106858620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 467/562 206/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 21754291 m, 50227 m/sec, 108009037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 472/562 209/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 22005099 m, 50161 m/sec, 109202631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 477/562 211/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 22233104 m, 45601 m/sec, 110344293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 482/562 213/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 22463930 m, 46165 m/sec, 111498944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 487/562 215/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 22688010 m, 44816 m/sec, 112576385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 492/562 217/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 22903394 m, 43076 m/sec, 113588691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 497/562 219/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 23110765 m, 41474 m/sec, 114594366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 502/562 221/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 23346784 m, 47203 m/sec, 115670048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 507/562 224/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 23601094 m, 50862 m/sec, 116854000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 512/562 226/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 23842564 m, 48294 m/sec, 118004467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 517/562 229/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 24094057 m, 50298 m/sec, 119222168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 522/562 231/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 24339303 m, 49049 m/sec, 120403530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 527/562 234/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 24598800 m, 51899 m/sec, 121607003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 532/562 236/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 24843204 m, 48880 m/sec, 122710436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 537/562 239/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 25110687 m, 53496 m/sec, 123959773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 542/562 241/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 25363605 m, 50583 m/sec, 125160441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 547/562 243/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 25587150 m, 44709 m/sec, 126202458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 552/562 246/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 25815691 m, 45708 m/sec, 127272303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 557/562 248/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 26041229 m, 45107 m/sec, 128293162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 562/562 250/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 26264171 m, 44588 m/sec, 129318359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 31 (type EXCL) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 560 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 2243 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 5/560 3/5 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 219720 m, -5208890 m/sec, 1141357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 10/560 4/5 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 402483 m, 36552 m/sec, 2243200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 31 (type EXCL) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 1 0 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 742 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 1114 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for PolyORBLF-PT-S06J04T06-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 128277
[[35mlola[0m][I] fired transitions : 223361
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 43 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 2226 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 3/2226 3/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 348944 m, 69788 m/sec, 1527194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 8/2226 6/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 846122 m, 99435 m/sec, 3429708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 13/2226 10/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 1342950 m, 99365 m/sec, 5149913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 18/2226 15/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 1914206 m, 114251 m/sec, 7015061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 23/2226 19/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 2439463 m, 105051 m/sec, 8762389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 28/2226 23/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 3022886 m, 116684 m/sec, 10678197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 33/2226 27/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 3572138 m, 109850 m/sec, 12538544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 38/2226 32/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 4155545 m, 116681 m/sec, 14470831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 43/2226 36/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 4725237 m, 113938 m/sec, 16467111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 48/2226 40/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 5294003 m, 113753 m/sec, 18339920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 53/2226 45/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 5866553 m, 114510 m/sec, 20231465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 58/2226 49/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 6443541 m, 115397 m/sec, 22154516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 63/2226 53/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 7010623 m, 113416 m/sec, 24109210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 68/2226 58/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 7582865 m, 114448 m/sec, 26067246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 73/2226 62/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 8078603 m, 99147 m/sec, 27736779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 78/2226 65/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 8570587 m, 98396 m/sec, 29432850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 83/2226 69/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 9083575 m, 102597 m/sec, 31234166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 654
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 88/2226 73/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 9614584 m, 106201 m/sec, 33082591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 93/2226 77/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 10179357 m, 112954 m/sec, 35027495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 98/2226 82/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 10740554 m, 112239 m/sec, 36995538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 103/2226 86/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 11304715 m, 112832 m/sec, 38896756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 108/2226 90/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 11868218 m, 112700 m/sec, 40888724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 687
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 113/2226 94/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 12437320 m, 113820 m/sec, 42845062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 118/2226 99/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 13006589 m, 113853 m/sec, 44746986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 123/2226 103/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 13576778 m, 114037 m/sec, 46718884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 128/2226 107/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 14136828 m, 112010 m/sec, 48652531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 133/2226 111/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 14700500 m, 112734 m/sec, 50542033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 720
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 138/2226 116/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 15268616 m, 113623 m/sec, 52453135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 728
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 143/2226 120/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 15830196 m, 112316 m/sec, 54376630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 734
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 148/2226 124/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 16393295 m, 112619 m/sec, 56357133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 741
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 154/2226 128/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 16942917 m, 109924 m/sec, 58329567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 747
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-12: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J04T06-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13: DISJ 0 0 1 0 8 0 0 5
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 159/2226 130/2000 PolyORBLF-PT-S06J04T06-CTLCardinality-2024-13 17210243 m, 53465 m/sec, 59249767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 751
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 413 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S06J04T06"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PolyORBLF-PT-S06J04T06, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654448100321"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S06J04T06.tgz
mv PolyORBLF-PT-S06J04T06 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;