About the Execution of LoLA for PolyORBLF-PT-S02J04T08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 2895446.00 | 0.00 | 0.00 | FTTFTFFFFFFTF?FF | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654447900230.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PolyORBLF-PT-S02J04T08, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654447900230
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 17K Apr 11 16:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 104K Apr 11 16:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 27K Apr 11 16:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 146K Apr 11 16:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 13K Apr 23 07:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 49K Apr 23 07:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Apr 23 07:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 37K Apr 23 07:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 11 17:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 89K Apr 11 17:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 104K Apr 11 17:01 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 539K Apr 11 17:01 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.2K Apr 23 07:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 717K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14
FORMULA_NAME PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717058203337
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717061098783
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mReachabilityCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 9 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 867 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type FNDP) for 9 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EQUN) for 9 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 49 (type FNDP) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 50 (type EQUN) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 15 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 1156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 15 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 15 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 43
[[35mlola[0m][I] fired transitions : 42
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 53 (type FNDP) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 49 (type FNDP) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 39 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 1734 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type FNDP) for 39 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 39 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type FNDP) for 36 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type FNDP) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 5/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7 attempts, .
[[35mlola[0m][.] 57 EF STEQ 5/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 5/3468 2/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 166214 m, 33242 m/sec, 179731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 10/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41 attempts, .
[[35mlola[0m][.] 57 EF STEQ 10/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 10/3468 3/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 331083 m, 32973 m/sec, 359495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 15/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 117 attempts, .
[[35mlola[0m][.] 57 EF STEQ 15/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 15/3468 4/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 495918 m, 32967 m/sec, 538166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 50 (type EQUN) for PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 20/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 212 attempts, .
[[35mlola[0m][.] 57 EF STEQ 20/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 20/3468 7/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 800460 m, 60908 m/sec, 871324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 25/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 331 attempts, .
[[35mlola[0m][.] 57 EF STEQ 25/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 25/3468 9/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1105362 m, 60980 m/sec, 1216257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 30/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 475 attempts, .
[[35mlola[0m][.] 57 EF STEQ 30/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 30/3468 10/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1260701 m, 31067 m/sec, 1399903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 35/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 608 attempts, .
[[35mlola[0m][.] 57 EF STEQ 35/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 35/3468 11/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1399199 m, 27699 m/sec, 1562115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 40/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 760 attempts, .
[[35mlola[0m][.] 57 EF STEQ 40/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 40/3468 13/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1557928 m, 31745 m/sec, 1751630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 45/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 897 attempts, .
[[35mlola[0m][.] 57 EF STEQ 45/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 45/3468 15/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1840443 m, 56503 m/sec, 2090652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 50/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1040 attempts, .
[[35mlola[0m][.] 57 EF STEQ 50/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 50/3468 16/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2010504 m, 34012 m/sec, 2295292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 55/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1187 attempts, .
[[35mlola[0m][.] 57 EF STEQ 55/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 55/3468 18/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2245758 m, 47050 m/sec, 2581618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 60/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1313 attempts, .
[[35mlola[0m][.] 57 EF STEQ 60/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 60/3468 19/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2415606 m, 33969 m/sec, 2788974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 65/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1466 attempts, .
[[35mlola[0m][.] 57 EF STEQ 65/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 65/3468 21/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2701907 m, 57260 m/sec, 3141531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 70/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1619 attempts, .
[[35mlola[0m][.] 57 EF STEQ 70/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 70/3468 23/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2982246 m, 56067 m/sec, 3490746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 75/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1754 attempts, .
[[35mlola[0m][.] 57 EF STEQ 75/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 75/3468 25/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3261708 m, 55892 m/sec, 3841358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 80/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1846 attempts, .
[[35mlola[0m][.] 57 EF STEQ 80/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 80/3468 27/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3562070 m, 60072 m/sec, 4220204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 85/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 1922 attempts, .
[[35mlola[0m][.] 57 EF STEQ 85/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 85/3468 30/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3866185 m, 60823 m/sec, 4605347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 90/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2008 attempts, .
[[35mlola[0m][.] 57 EF STEQ 90/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 90/3468 32/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 4167893 m, 60341 m/sec, 4988507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 95/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2095 attempts, .
[[35mlola[0m][.] 57 EF STEQ 95/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 95/3468 34/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 4468202 m, 60061 m/sec, 5368255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 100/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2178 attempts, .
[[35mlola[0m][.] 57 EF STEQ 100/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 100/3468 36/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 4771868 m, 60733 m/sec, 5753720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 105/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2300 attempts, .
[[35mlola[0m][.] 57 EF STEQ 105/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 105/3468 38/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 5072173 m, 60061 m/sec, 6118742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 110/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2444 attempts, .
[[35mlola[0m][.] 57 EF STEQ 110/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 110/3468 41/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 5366833 m, 58932 m/sec, 6482793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 115/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2607 attempts, .
[[35mlola[0m][.] 57 EF STEQ 115/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 115/3468 43/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 5661444 m, 58922 m/sec, 6853484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 120/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2685 attempts, .
[[35mlola[0m][.] 57 EF STEQ 120/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 120/3468 45/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 5974696 m, 62650 m/sec, 7223133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 125/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2766 attempts, .
[[35mlola[0m][.] 57 EF STEQ 125/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 125/3468 48/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 6279317 m, 60924 m/sec, 7594763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 130/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2880 attempts, .
[[35mlola[0m][.] 57 EF STEQ 130/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 130/3468 50/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 6581194 m, 60375 m/sec, 7964166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 135/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 2979 attempts, .
[[35mlola[0m][.] 57 EF STEQ 135/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 135/3468 52/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 6875768 m, 58914 m/sec, 8332237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 140/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3056 attempts, .
[[35mlola[0m][.] 57 EF STEQ 140/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 140/3468 54/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7174277 m, 59701 m/sec, 8714219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 145/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3130 attempts, .
[[35mlola[0m][.] 57 EF STEQ 145/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 145/3468 56/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7476571 m, 60458 m/sec, 9083033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 150/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3208 attempts, .
[[35mlola[0m][.] 57 EF STEQ 150/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 150/3468 58/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7767511 m, 58188 m/sec, 9444151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 155/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3301 attempts, .
[[35mlola[0m][.] 57 EF STEQ 155/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 155/3468 60/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7914059 m, 29309 m/sec, 9634217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 160/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3377 attempts, .
[[35mlola[0m][.] 57 EF STEQ 160/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 160/3468 61/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8061320 m, 29452 m/sec, 9825310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 165/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3468 attempts, .
[[35mlola[0m][.] 57 EF STEQ 165/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 165/3468 62/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8207704 m, 29276 m/sec, 10019691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 170/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3557 attempts, .
[[35mlola[0m][.] 57 EF STEQ 170/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 170/3468 63/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8352753 m, 29009 m/sec, 10214049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 175/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3614 attempts, .
[[35mlola[0m][.] 57 EF STEQ 175/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 175/3468 64/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8499996 m, 29448 m/sec, 10406074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 180/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3711 attempts, .
[[35mlola[0m][.] 57 EF STEQ 180/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 180/3468 65/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8627470 m, 25494 m/sec, 10575497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 185/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3852 attempts, .
[[35mlola[0m][.] 57 EF STEQ 185/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 185/3468 66/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8754123 m, 25330 m/sec, 10742445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 190/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 3997 attempts, .
[[35mlola[0m][.] 57 EF STEQ 190/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 190/3468 67/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8879956 m, 25166 m/sec, 10913040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 195/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 4148 attempts, .
[[35mlola[0m][.] 57 EF STEQ 195/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 195/3468 68/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9015743 m, 27157 m/sec, 11094306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 200/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 4303 attempts, .
[[35mlola[0m][.] 57 EF STEQ 200/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 200/3468 69/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9153595 m, 27570 m/sec, 11280831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 205/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 4461 attempts, .
[[35mlola[0m][.] 57 EF STEQ 205/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 205/3468 70/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9294900 m, 28261 m/sec, 11467718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 210/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 4646 attempts, .
[[35mlola[0m][.] 57 EF STEQ 210/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 210/3468 71/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9438832 m, 28786 m/sec, 11656372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 215/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 4806 attempts, .
[[35mlola[0m][.] 57 EF STEQ 215/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 215/3468 72/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9582747 m, 28783 m/sec, 11852007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 220/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 4973 attempts, .
[[35mlola[0m][.] 57 EF STEQ 220/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 220/3468 73/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9727485 m, 28947 m/sec, 12046384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 225/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 5130 attempts, .
[[35mlola[0m][.] 57 EF STEQ 225/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 225/3468 74/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9872819 m, 29066 m/sec, 12242066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 230/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 5266 attempts, .
[[35mlola[0m][.] 57 EF STEQ 230/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 230/3468 75/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10017213 m, 28878 m/sec, 12438073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 235/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 5408 attempts, .
[[35mlola[0m][.] 57 EF STEQ 235/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 235/3468 76/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10162178 m, 28993 m/sec, 12634680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 240/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 5580 attempts, .
[[35mlola[0m][.] 57 EF STEQ 240/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 240/3468 77/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10306951 m, 28954 m/sec, 12829811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 245/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 5722 attempts, .
[[35mlola[0m][.] 57 EF STEQ 245/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 245/3468 78/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10453742 m, 29358 m/sec, 13025885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 250/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 5906 attempts, .
[[35mlola[0m][.] 57 EF STEQ 250/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 250/3468 79/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10598367 m, 28925 m/sec, 13221955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 255/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 6066 attempts, .
[[35mlola[0m][.] 57 EF STEQ 255/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 255/3468 81/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10745381 m, 29402 m/sec, 13416659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 260/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 6258 attempts, .
[[35mlola[0m][.] 57 EF STEQ 260/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 260/3468 82/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10889679 m, 28859 m/sec, 13612544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 265/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 6422 attempts, .
[[35mlola[0m][.] 57 EF STEQ 265/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 265/3468 83/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11028163 m, 27696 m/sec, 13798857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 270/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 6575 attempts, .
[[35mlola[0m][.] 57 EF STEQ 270/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 270/3468 84/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11154894 m, 25346 m/sec, 13969478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 275/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 6708 attempts, .
[[35mlola[0m][.] 57 EF STEQ 275/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 275/3468 85/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11282383 m, 25497 m/sec, 14141872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 280/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 6840 attempts, .
[[35mlola[0m][.] 57 EF STEQ 280/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 280/3468 85/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11415154 m, 26554 m/sec, 14323826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 285/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 6996 attempts, .
[[35mlola[0m][.] 57 EF STEQ 285/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 285/3468 86/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11550098 m, 26988 m/sec, 14508453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 290/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7155 attempts, .
[[35mlola[0m][.] 57 EF STEQ 290/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 290/3468 87/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11687183 m, 27417 m/sec, 14695119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 295/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7299 attempts, .
[[35mlola[0m][.] 57 EF STEQ 295/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 295/3468 88/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11819946 m, 26552 m/sec, 14877140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 300/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7429 attempts, .
[[35mlola[0m][.] 57 EF STEQ 300/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 300/3468 89/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11949682 m, 25947 m/sec, 15054694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 305/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7585 attempts, .
[[35mlola[0m][.] 57 EF STEQ 305/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 305/3468 90/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12081024 m, 26268 m/sec, 15234208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 310/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7696 attempts, .
[[35mlola[0m][.] 57 EF STEQ 310/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 310/3468 92/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12321339 m, 48063 m/sec, 15561695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 315/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7835 attempts, .
[[35mlola[0m][.] 57 EF STEQ 315/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 315/3468 93/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12453293 m, 26390 m/sec, 15735554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 320/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 7998 attempts, .
[[35mlola[0m][.] 57 EF STEQ 320/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 320/3468 94/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12588657 m, 27072 m/sec, 15921882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 325/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8151 attempts, .
[[35mlola[0m][.] 57 EF STEQ 325/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 325/3468 95/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12726804 m, 27629 m/sec, 16109263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 330/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8316 attempts, .
[[35mlola[0m][.] 57 EF STEQ 330/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 330/3468 96/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12862097 m, 27058 m/sec, 16292620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 335/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8432 attempts, .
[[35mlola[0m][.] 57 EF STEQ 335/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 335/3468 97/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12990853 m, 25751 m/sec, 16470693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 340/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8561 attempts, .
[[35mlola[0m][.] 57 EF STEQ 340/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 340/3468 98/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13119885 m, 25806 m/sec, 16648302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 345/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8706 attempts, .
[[35mlola[0m][.] 57 EF STEQ 345/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 345/3468 99/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13270664 m, 30155 m/sec, 16854188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 350/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 8878 attempts, .
[[35mlola[0m][.] 57 EF STEQ 350/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 350/3468 100/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13430925 m, 32052 m/sec, 17073194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 355/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9036 attempts, .
[[35mlola[0m][.] 57 EF STEQ 355/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 355/3468 101/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13560510 m, 25917 m/sec, 17246759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 360/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9182 attempts, .
[[35mlola[0m][.] 57 EF STEQ 360/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 360/3468 102/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13696302 m, 27158 m/sec, 17427943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 365/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9290 attempts, .
[[35mlola[0m][.] 57 EF STEQ 365/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 365/3468 103/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13829721 m, 26683 m/sec, 17611763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 370/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9444 attempts, .
[[35mlola[0m][.] 57 EF STEQ 370/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 370/3468 104/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13969905 m, 28036 m/sec, 17805209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 375/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9596 attempts, .
[[35mlola[0m][.] 57 EF STEQ 375/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 375/3468 105/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14109893 m, 27997 m/sec, 17999125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 380/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9761 attempts, .
[[35mlola[0m][.] 57 EF STEQ 380/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 380/3468 106/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14254903 m, 29002 m/sec, 18199714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 385/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 9913 attempts, .
[[35mlola[0m][.] 57 EF STEQ 385/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 385/3468 107/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14398744 m, 28768 m/sec, 18391752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 390/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10071 attempts, .
[[35mlola[0m][.] 57 EF STEQ 390/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 390/3468 108/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14543295 m, 28910 m/sec, 18590753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 395/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10257 attempts, .
[[35mlola[0m][.] 57 EF STEQ 395/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 395/3468 109/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14688520 m, 29045 m/sec, 18790842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 400/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10423 attempts, .
[[35mlola[0m][.] 57 EF STEQ 400/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 400/3468 110/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14834077 m, 29111 m/sec, 18991669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 405/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10559 attempts, .
[[35mlola[0m][.] 57 EF STEQ 405/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 405/3468 111/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14978848 m, 28954 m/sec, 19189687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 410/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10716 attempts, .
[[35mlola[0m][.] 57 EF STEQ 410/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 410/3468 112/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15122573 m, 28745 m/sec, 19391047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 415/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 10885 attempts, .
[[35mlola[0m][.] 57 EF STEQ 415/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 415/3468 113/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15265556 m, 28596 m/sec, 19590548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 420/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11075 attempts, .
[[35mlola[0m][.] 57 EF STEQ 420/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 420/3468 114/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15409645 m, 28817 m/sec, 19789878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 425/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11239 attempts, .
[[35mlola[0m][.] 57 EF STEQ 425/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 425/3468 115/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15554226 m, 28916 m/sec, 19986627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 430/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11407 attempts, .
[[35mlola[0m][.] 57 EF STEQ 430/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 430/3468 116/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15699179 m, 28990 m/sec, 20188098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 435/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11557 attempts, .
[[35mlola[0m][.] 57 EF STEQ 435/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 435/3468 117/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15842948 m, 28753 m/sec, 20386995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 440/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11722 attempts, .
[[35mlola[0m][.] 57 EF STEQ 440/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 440/3468 118/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15987315 m, 28873 m/sec, 20583826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 445/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 11875 attempts, .
[[35mlola[0m][.] 57 EF STEQ 445/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 445/3468 119/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 16130002 m, 28537 m/sec, 20785793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 450/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12028 attempts, .
[[35mlola[0m][.] 57 EF STEQ 450/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 450/3468 121/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 16344277 m, 42855 m/sec, 21081219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 455/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12187 attempts, .
[[35mlola[0m][.] 57 EF STEQ 455/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 455/3468 123/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 16613870 m, 53918 m/sec, 21455609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 460/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12275 attempts, .
[[35mlola[0m][.] 57 EF STEQ 460/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 460/3468 124/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 16885253 m, 54276 m/sec, 21832281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 465/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12413 attempts, .
[[35mlola[0m][.] 57 EF STEQ 465/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 465/3468 126/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 17163149 m, 55579 m/sec, 22221076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 470/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12565 attempts, .
[[35mlola[0m][.] 57 EF STEQ 470/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 470/3468 128/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 17455271 m, 58424 m/sec, 22631261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 475/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12717 attempts, .
[[35mlola[0m][.] 57 EF STEQ 475/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 475/3468 130/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 17746550 m, 58255 m/sec, 23037935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 480/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 12885 attempts, .
[[35mlola[0m][.] 57 EF STEQ 480/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 480/3468 132/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 18037404 m, 58170 m/sec, 23445926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 485/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13055 attempts, .
[[35mlola[0m][.] 57 EF STEQ 485/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 485/3468 135/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 18332272 m, 58973 m/sec, 23847901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 490/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13211 attempts, .
[[35mlola[0m][.] 57 EF STEQ 490/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 490/3468 137/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 18623527 m, 58251 m/sec, 24259798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 495/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13394 attempts, .
[[35mlola[0m][.] 57 EF STEQ 495/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 495/3468 139/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 18918892 m, 59073 m/sec, 24665374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 500/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13543 attempts, .
[[35mlola[0m][.] 57 EF STEQ 500/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 500/3468 141/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 19211032 m, 58428 m/sec, 25070897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 505/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13613 attempts, .
[[35mlola[0m][.] 57 EF STEQ 505/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 505/3468 143/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 19502592 m, 58312 m/sec, 25479529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 510/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13699 attempts, .
[[35mlola[0m][.] 57 EF STEQ 510/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 510/3468 145/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 19794815 m, 58444 m/sec, 25887780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 515/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13784 attempts, .
[[35mlola[0m][.] 57 EF STEQ 515/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 515/3468 147/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20089219 m, 58880 m/sec, 26298856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 520/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13847 attempts, .
[[35mlola[0m][.] 57 EF STEQ 520/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 520/3468 149/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20379242 m, 58004 m/sec, 26706040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 525/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 13973 attempts, .
[[35mlola[0m][.] 57 EF STEQ 525/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 525/3468 150/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20585930 m, 41337 m/sec, 27002340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 530/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14131 attempts, .
[[35mlola[0m][.] 57 EF STEQ 530/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 530/3468 151/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20723833 m, 27580 m/sec, 27193503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 535/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14263 attempts, .
[[35mlola[0m][.] 57 EF STEQ 535/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 535/3468 152/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20849254 m, 25084 m/sec, 27370463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 540/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14410 attempts, .
[[35mlola[0m][.] 57 EF STEQ 540/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 540/3468 153/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20976611 m, 25471 m/sec, 27552072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 545/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14540 attempts, .
[[35mlola[0m][.] 57 EF STEQ 545/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 545/3468 154/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21100883 m, 24854 m/sec, 27725294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 550/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14670 attempts, .
[[35mlola[0m][.] 57 EF STEQ 550/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 550/3468 155/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21225388 m, 24901 m/sec, 27898891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 555/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14814 attempts, .
[[35mlola[0m][.] 57 EF STEQ 555/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 555/3468 155/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21349642 m, 24850 m/sec, 28077531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 560/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 14959 attempts, .
[[35mlola[0m][.] 57 EF STEQ 560/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 560/3468 156/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21475554 m, 25182 m/sec, 28257613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 565/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15108 attempts, .
[[35mlola[0m][.] 57 EF STEQ 565/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 565/3468 157/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21615283 m, 27945 m/sec, 28459809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 570/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15280 attempts, .
[[35mlola[0m][.] 57 EF STEQ 570/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 570/3468 158/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21755857 m, 28114 m/sec, 28667062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 575/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15440 attempts, .
[[35mlola[0m][.] 57 EF STEQ 575/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 575/3468 159/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21898045 m, 28437 m/sec, 28863833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 580/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15596 attempts, .
[[35mlola[0m][.] 57 EF STEQ 580/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 580/3468 160/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22040319 m, 28454 m/sec, 29069273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 585/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15764 attempts, .
[[35mlola[0m][.] 57 EF STEQ 585/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 585/3468 161/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22183326 m, 28601 m/sec, 29267701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 590/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 15915 attempts, .
[[35mlola[0m][.] 57 EF STEQ 590/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 590/3468 162/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22326642 m, 28663 m/sec, 29468222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 596/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 16081 attempts, .
[[35mlola[0m][.] 57 EF STEQ 596/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 596/3468 163/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22469363 m, 28544 m/sec, 29669420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 601/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 16230 attempts, .
[[35mlola[0m][.] 57 EF STEQ 601/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 601/3468 164/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22613462 m, 28819 m/sec, 29875711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 606/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 16378 attempts, .
[[35mlola[0m][.] 57 EF STEQ 606/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 606/3468 165/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22756690 m, 28645 m/sec, 30085246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 611/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 16530 attempts, .
[[35mlola[0m][.] 57 EF STEQ 611/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 611/3468 166/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22900660 m, 28794 m/sec, 30289355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 616/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 16676 attempts, .
[[35mlola[0m][.] 57 EF STEQ 616/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 616/3468 167/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23043746 m, 28617 m/sec, 30490864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 621/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 16816 attempts, .
[[35mlola[0m][.] 57 EF STEQ 621/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 621/3468 168/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23186992 m, 28649 m/sec, 30692174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 626/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 16994 attempts, .
[[35mlola[0m][.] 57 EF STEQ 626/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 626/3468 169/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23329262 m, 28454 m/sec, 30897703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 631/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 17157 attempts, .
[[35mlola[0m][.] 57 EF STEQ 631/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 631/3468 170/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23471734 m, 28494 m/sec, 31097095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 636/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 17323 attempts, .
[[35mlola[0m][.] 57 EF STEQ 636/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 636/3468 171/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23613895 m, 28432 m/sec, 31294213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 641/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 17477 attempts, .
[[35mlola[0m][.] 57 EF STEQ 641/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 641/3468 172/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23758414 m, 28903 m/sec, 31494248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 646/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 17642 attempts, .
[[35mlola[0m][.] 57 EF STEQ 646/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 646/3468 173/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23900679 m, 28453 m/sec, 31694165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 651/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 17820 attempts, .
[[35mlola[0m][.] 57 EF STEQ 651/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 651/3468 174/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24047149 m, 29294 m/sec, 31898505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 656/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 17994 attempts, .
[[35mlola[0m][.] 57 EF STEQ 656/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 656/3468 175/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24189616 m, 28493 m/sec, 32099524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 661/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 18166 attempts, .
[[35mlola[0m][.] 57 EF STEQ 661/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 661/3468 176/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24333822 m, 28841 m/sec, 32302716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 666/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 18338 attempts, .
[[35mlola[0m][.] 57 EF STEQ 666/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 666/3468 177/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24475347 m, 28305 m/sec, 32498438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 671/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 18510 attempts, .
[[35mlola[0m][.] 57 EF STEQ 671/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 671/3468 178/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24614469 m, 27824 m/sec, 32692643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 676/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 18665 attempts, .
[[35mlola[0m][.] 57 EF STEQ 676/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 676/3468 179/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24819444 m, 40995 m/sec, 32993222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 681/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 18826 attempts, .
[[35mlola[0m][.] 57 EF STEQ 681/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 681/3468 180/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24970110 m, 30133 m/sec, 33201112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 686/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 18991 attempts, .
[[35mlola[0m][.] 57 EF STEQ 686/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 686/3468 181/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25110421 m, 28062 m/sec, 33394506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 691/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 19158 attempts, .
[[35mlola[0m][.] 57 EF STEQ 691/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 691/3468 182/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25251736 m, 28263 m/sec, 33598092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 696/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 19316 attempts, .
[[35mlola[0m][.] 57 EF STEQ 696/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 696/3468 183/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25394344 m, 28521 m/sec, 33797359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 701/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 19489 attempts, .
[[35mlola[0m][.] 57 EF STEQ 701/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 701/3468 184/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25535779 m, 28287 m/sec, 33999114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 706/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 19642 attempts, .
[[35mlola[0m][.] 57 EF STEQ 706/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 706/3468 185/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25678294 m, 28503 m/sec, 34198988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 711/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 19790 attempts, .
[[35mlola[0m][.] 57 EF STEQ 711/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 711/3468 186/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25820630 m, 28467 m/sec, 34399932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 716/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 19962 attempts, .
[[35mlola[0m][.] 57 EF STEQ 716/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 716/3468 187/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25963271 m, 28528 m/sec, 34602658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 721/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20092 attempts, .
[[35mlola[0m][.] 57 EF STEQ 721/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 721/3468 188/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26106551 m, 28656 m/sec, 34803853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 726/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20245 attempts, .
[[35mlola[0m][.] 57 EF STEQ 726/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 726/3468 189/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26355152 m, 49720 m/sec, 35158121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 731/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20398 attempts, .
[[35mlola[0m][.] 57 EF STEQ 731/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 731/3468 191/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26643821 m, 57733 m/sec, 35560880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 736/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20546 attempts, .
[[35mlola[0m][.] 57 EF STEQ 736/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 736/3468 193/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26891518 m, 49539 m/sec, 35907424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 741/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20738 attempts, .
[[35mlola[0m][.] 57 EF STEQ 741/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 741/3468 194/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27034027 m, 28501 m/sec, 36114401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 746/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 20885 attempts, .
[[35mlola[0m][.] 57 EF STEQ 746/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 746/3468 195/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27169383 m, 27071 m/sec, 36304723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 751/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21031 attempts, .
[[35mlola[0m][.] 57 EF STEQ 751/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 751/3468 196/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27299357 m, 25994 m/sec, 36488008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 756/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21174 attempts, .
[[35mlola[0m][.] 57 EF STEQ 756/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 756/3468 197/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27430116 m, 26151 m/sec, 36665667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 761/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21319 attempts, .
[[35mlola[0m][.] 57 EF STEQ 761/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 761/3468 198/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27563495 m, 26675 m/sec, 36850830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 766/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21473 attempts, .
[[35mlola[0m][.] 57 EF STEQ 766/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 766/3468 199/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27706354 m, 28571 m/sec, 37049584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 771/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21614 attempts, .
[[35mlola[0m][.] 57 EF STEQ 771/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 771/3468 200/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27835504 m, 25830 m/sec, 37232664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 776/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21762 attempts, .
[[35mlola[0m][.] 57 EF STEQ 776/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 776/3468 201/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27969957 m, 26890 m/sec, 37421929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 781/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 21904 attempts, .
[[35mlola[0m][.] 57 EF STEQ 781/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 781/3468 201/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28099881 m, 25984 m/sec, 37607160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 786/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22049 attempts, .
[[35mlola[0m][.] 57 EF STEQ 786/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 786/3468 202/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28232718 m, 26567 m/sec, 37789718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 791/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22192 attempts, .
[[35mlola[0m][.] 57 EF STEQ 791/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 791/3468 203/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28361425 m, 25741 m/sec, 37969315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 796/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22337 attempts, .
[[35mlola[0m][.] 57 EF STEQ 796/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 796/3468 204/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28491388 m, 25992 m/sec, 38150938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 801/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22490 attempts, .
[[35mlola[0m][.] 57 EF STEQ 801/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 801/3468 205/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28626693 m, 27061 m/sec, 38341677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 806/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22648 attempts, .
[[35mlola[0m][.] 57 EF STEQ 806/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 806/3468 206/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28772324 m, 29126 m/sec, 38535827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 811/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22801 attempts, .
[[35mlola[0m][.] 57 EF STEQ 811/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 811/3468 207/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28917089 m, 28953 m/sec, 38733308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 816/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 22948 attempts, .
[[35mlola[0m][.] 57 EF STEQ 816/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 816/3468 208/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29046462 m, 25874 m/sec, 38914866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 821/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23093 attempts, .
[[35mlola[0m][.] 57 EF STEQ 821/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 821/3468 209/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29174163 m, 25540 m/sec, 39095480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 826/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23241 attempts, .
[[35mlola[0m][.] 57 EF STEQ 826/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 826/3468 210/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29305805 m, 26328 m/sec, 39279170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 831/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23412 attempts, .
[[35mlola[0m][.] 57 EF STEQ 831/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 831/3468 211/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29442743 m, 27387 m/sec, 39469454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 836/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23578 attempts, .
[[35mlola[0m][.] 57 EF STEQ 836/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 836/3468 212/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29590399 m, 29531 m/sec, 39660498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 841/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23734 attempts, .
[[35mlola[0m][.] 57 EF STEQ 841/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 841/3468 213/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29736391 m, 29198 m/sec, 39857700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 846/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 23886 attempts, .
[[35mlola[0m][.] 57 EF STEQ 846/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 846/3468 214/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29881289 m, 28979 m/sec, 40049438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 851/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24075 attempts, .
[[35mlola[0m][.] 57 EF STEQ 851/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 851/3468 215/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30023375 m, 28417 m/sec, 40249012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 856/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24225 attempts, .
[[35mlola[0m][.] 57 EF STEQ 856/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 856/3468 216/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30168757 m, 29076 m/sec, 40450157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 861/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24376 attempts, .
[[35mlola[0m][.] 57 EF STEQ 861/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 861/3468 217/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30311376 m, 28523 m/sec, 40649363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 866/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24530 attempts, .
[[35mlola[0m][.] 57 EF STEQ 866/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 866/3468 218/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30455815 m, 28887 m/sec, 40844539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 871/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24677 attempts, .
[[35mlola[0m][.] 57 EF STEQ 871/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 871/3468 219/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30598646 m, 28566 m/sec, 41044974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 876/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24844 attempts, .
[[35mlola[0m][.] 57 EF STEQ 876/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 876/3468 220/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30741742 m, 28619 m/sec, 41243486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 881/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 24970 attempts, .
[[35mlola[0m][.] 57 EF STEQ 881/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 881/3468 221/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30874222 m, 26496 m/sec, 41425552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 886/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25111 attempts, .
[[35mlola[0m][.] 57 EF STEQ 886/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 886/3468 222/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31002527 m, 25661 m/sec, 41606242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 891/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25263 attempts, .
[[35mlola[0m][.] 57 EF STEQ 891/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 891/3468 223/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31143237 m, 28142 m/sec, 41797360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 896/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25429 attempts, .
[[35mlola[0m][.] 57 EF STEQ 896/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 896/3468 224/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31281220 m, 27596 m/sec, 41993400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 901/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25583 attempts, .
[[35mlola[0m][.] 57 EF STEQ 901/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 901/3468 225/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31422279 m, 28211 m/sec, 42185933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 906/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25728 attempts, .
[[35mlola[0m][.] 57 EF STEQ 906/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 906/3468 226/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31563275 m, 28199 m/sec, 42374595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 911/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 25871 attempts, .
[[35mlola[0m][.] 57 EF STEQ 911/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 911/3468 227/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31693607 m, 26066 m/sec, 42551561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 916/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26010 attempts, .
[[35mlola[0m][.] 57 EF STEQ 916/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 916/3468 228/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31820241 m, 25326 m/sec, 42732396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 921/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26160 attempts, .
[[35mlola[0m][.] 57 EF STEQ 921/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 921/3468 229/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31964278 m, 28807 m/sec, 42936435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 926/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26313 attempts, .
[[35mlola[0m][.] 57 EF STEQ 926/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 926/3468 231/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 32213790 m, 49902 m/sec, 43285681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 931/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26463 attempts, .
[[35mlola[0m][.] 57 EF STEQ 931/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 931/3468 233/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 32504073 m, 58056 m/sec, 43669799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 936/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26626 attempts, .
[[35mlola[0m][.] 57 EF STEQ 936/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 936/3468 235/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 32790595 m, 57304 m/sec, 44072143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 941/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26804 attempts, .
[[35mlola[0m][.] 57 EF STEQ 941/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 941/3468 237/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 33076724 m, 57225 m/sec, 44476521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 946/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26912 attempts, .
[[35mlola[0m][.] 57 EF STEQ 946/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 946/3468 239/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 33370929 m, 58841 m/sec, 44878629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 951/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 26989 attempts, .
[[35mlola[0m][.] 57 EF STEQ 951/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 951/3468 241/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 33665992 m, 59012 m/sec, 45279719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 956/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27070 attempts, .
[[35mlola[0m][.] 57 EF STEQ 956/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 956/3468 243/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 33956836 m, 58168 m/sec, 45683544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 961/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27153 attempts, .
[[35mlola[0m][.] 57 EF STEQ 961/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 961/3468 245/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34251614 m, 58955 m/sec, 46083891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 966/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27312 attempts, .
[[35mlola[0m][.] 57 EF STEQ 966/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 966/3468 247/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34414337 m, 32544 m/sec, 46310734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 971/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27473 attempts, .
[[35mlola[0m][.] 57 EF STEQ 971/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 971/3468 248/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34557397 m, 28612 m/sec, 46516120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 976/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27632 attempts, .
[[35mlola[0m][.] 57 EF STEQ 976/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 976/3468 249/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34701554 m, 28831 m/sec, 46706958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 981/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27813 attempts, .
[[35mlola[0m][.] 57 EF STEQ 981/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 981/3468 250/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34844319 m, 28553 m/sec, 46901454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 986/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 27975 attempts, .
[[35mlola[0m][.] 57 EF STEQ 986/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 986/3468 251/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34989953 m, 29126 m/sec, 47095491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 991/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28149 attempts, .
[[35mlola[0m][.] 57 EF STEQ 991/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 991/3468 252/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35134274 m, 28864 m/sec, 47289336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 996/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28275 attempts, .
[[35mlola[0m][.] 57 EF STEQ 996/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 996/3468 253/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35279115 m, 28968 m/sec, 47483243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1001/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28436 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1001/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1001/3468 254/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35426908 m, 29558 m/sec, 47679212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1006/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28588 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1006/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1006/3468 255/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35569106 m, 28439 m/sec, 47866463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1011/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28741 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1011/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1011/3468 256/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35700014 m, 26181 m/sec, 48043897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1016/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 28868 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1016/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1016/3468 257/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35859541 m, 31905 m/sec, 48264978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1021/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29028 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1021/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1021/3468 258/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36009102 m, 29912 m/sec, 48469890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1026/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29164 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1026/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1026/3468 259/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36152605 m, 28700 m/sec, 48668526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1031/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29328 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1031/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1031/3468 260/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36297673 m, 29013 m/sec, 48875921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1036/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29493 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1036/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1036/3468 261/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36442677 m, 29000 m/sec, 49076004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1041/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29670 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1041/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1041/3468 262/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36586432 m, 28751 m/sec, 49275824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1046/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29831 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1046/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1046/3468 263/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36732071 m, 29127 m/sec, 49473566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1051/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 29993 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1051/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1051/3468 264/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36877686 m, 29123 m/sec, 49675142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1056/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30136 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1056/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1056/3468 265/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37022123 m, 28887 m/sec, 49869801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1061/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30292 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1061/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1061/3468 267/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37167275 m, 29030 m/sec, 50066563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1066/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30463 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1066/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1066/3468 268/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37311912 m, 28927 m/sec, 50264752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1071/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30619 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1071/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1071/3468 269/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37459037 m, 29425 m/sec, 50475596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1076/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30756 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1076/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1076/3468 269/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37597918 m, 27776 m/sec, 50676406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1081/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 30911 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1081/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1081/3468 270/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37739977 m, 28411 m/sec, 50875154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1086/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31087 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1086/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1086/3468 271/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37872014 m, 26407 m/sec, 51053649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1091/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31237 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1091/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1091/3468 272/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38005257 m, 26648 m/sec, 51235766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1096/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31382 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1096/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1096/3468 273/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38133851 m, 25718 m/sec, 51425847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1101/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31515 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1101/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1101/3468 274/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38283566 m, 29943 m/sec, 51640293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1106/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31655 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1106/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1106/3468 275/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38423217 m, 27930 m/sec, 51852457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1111/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31826 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1111/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1111/3468 276/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38565085 m, 28373 m/sec, 52061506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1116/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 31981 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1116/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1116/3468 277/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38708174 m, 28617 m/sec, 52261841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1121/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 32128 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1121/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1121/3468 278/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38852246 m, 28814 m/sec, 52459845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1126/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 32291 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1126/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1126/3468 279/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38992790 m, 28108 m/sec, 52656991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1131/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 32431 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1131/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1131/3468 280/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39140897 m, 29621 m/sec, 52861270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1136/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 32580 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1136/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1136/3468 282/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39404672 m, 52755 m/sec, 53217891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1141/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 32748 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1141/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1141/3468 284/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39705344 m, 60134 m/sec, 53626685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1146/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 32930 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1146/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1146/3468 286/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39999781 m, 58887 m/sec, 54046689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1151/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 33094 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1151/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1151/3468 288/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 40299752 m, 59994 m/sec, 54459396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1156/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 33254 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1156/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1156/3468 290/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 40567101 m, 53469 m/sec, 54839522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1161/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 33403 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1161/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1161/3468 292/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 40868351 m, 60250 m/sec, 55261438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1166/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 33556 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1166/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1166/3468 295/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41165342 m, 59398 m/sec, 55668941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1171/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 33718 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1171/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1171/3468 297/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41462549 m, 59441 m/sec, 56077548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1176/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 33882 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1176/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1176/3468 299/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41760519 m, 59594 m/sec, 56485639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1181/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34041 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1181/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1181/3468 301/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42056266 m, 59149 m/sec, 56887427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1186/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34221 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1186/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1186/3468 304/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42347070 m, 58160 m/sec, 57282491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1191/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34369 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1191/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1191/3468 306/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42639272 m, 58440 m/sec, 57683269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1196/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34536 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1196/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1196/3468 308/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42930802 m, 58306 m/sec, 58094566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1201/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34702 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1201/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1201/3468 310/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 43223097 m, 58459 m/sec, 58499874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1206/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 34851 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1206/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1206/3468 312/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 43512208 m, 57822 m/sec, 58917833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1211/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35008 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1211/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1211/3468 314/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 43804142 m, 58386 m/sec, 59323516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1216/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35177 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1216/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1216/3468 317/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 44100769 m, 59325 m/sec, 59728106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1221/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35329 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1221/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1221/3468 319/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 44397647 m, 59375 m/sec, 60138026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1226/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35507 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1226/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1226/3468 321/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 44696455 m, 59761 m/sec, 60555790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1231/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35652 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1231/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1231/3468 323/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 44997816 m, 60272 m/sec, 60980846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1236/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35812 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1236/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1236/3468 326/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 45299989 m, 60434 m/sec, 61406043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1241/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 35965 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1241/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1241/3468 328/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 45599244 m, 59851 m/sec, 61816623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1246/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36125 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1246/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1246/3468 330/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 45891981 m, 58547 m/sec, 62219505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1251/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36298 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1251/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1251/3468 332/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 46180501 m, 57704 m/sec, 62601647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1256/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36452 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1256/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1256/3468 334/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 46468396 m, 57579 m/sec, 62994636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1261/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36608 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1261/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1261/3468 336/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 46741590 m, 54638 m/sec, 63367510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1266/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36790 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1266/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1266/3468 338/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 47027672 m, 57216 m/sec, 63769533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1271/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 36940 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1271/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1271/3468 340/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 47298977 m, 54261 m/sec, 64140543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1276/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37106 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1276/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1276/3468 342/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 47576068 m, 55418 m/sec, 64536820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1281/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37265 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1281/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1281/3468 344/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 47851292 m, 55044 m/sec, 64922759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1286/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37426 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1286/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1286/3468 346/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 48135906 m, 56922 m/sec, 65339252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1291/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37587 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1291/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1291/3468 348/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 48408548 m, 54528 m/sec, 65729314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1296/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37767 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1296/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1296/3468 350/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 48693311 m, 56952 m/sec, 66137513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1301/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 37949 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1301/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1301/3468 352/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 48971374 m, 55612 m/sec, 66534389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1306/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38090 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1306/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1306/3468 354/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 49258057 m, 57336 m/sec, 66924638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1311/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38251 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1311/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1311/3468 356/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 49530117 m, 54412 m/sec, 67314763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1316/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38403 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1316/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1316/3468 358/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 49817106 m, 57397 m/sec, 67727848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1321/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38568 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1321/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1321/3468 360/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 50089476 m, 54474 m/sec, 68135530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1326/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38747 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1326/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1326/3468 362/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 50377603 m, 57625 m/sec, 68579914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1331/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 38912 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1331/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1331/3468 364/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 50665893 m, 57658 m/sec, 68975599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1336/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39068 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1336/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1336/3468 366/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 50965213 m, 59864 m/sec, 69380435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1341/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39145 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1341/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1341/3468 368/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 51115312 m, 30019 m/sec, 69587437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1346/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39220 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1346/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1346/3468 369/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 51263998 m, 29737 m/sec, 69795326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1351/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39307 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1351/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1351/3468 370/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 51411768 m, 29554 m/sec, 70013437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1356/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39441 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1356/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1356/3468 371/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 51561233 m, 29893 m/sec, 70219724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1361/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39616 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1361/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1361/3468 372/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 51707631 m, 29279 m/sec, 70419038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1366/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39804 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1366/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1366/3468 373/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 51854985 m, 29470 m/sec, 70636356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1371/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 39981 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1371/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1371/3468 374/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 52001348 m, 29272 m/sec, 70851489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1376/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 40131 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1376/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1376/3468 375/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 52149166 m, 29563 m/sec, 71065789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1381/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 40278 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1381/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1381/3468 376/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 52317727 m, 33712 m/sec, 71309087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1386/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 40432 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1386/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1386/3468 378/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 52607169 m, 57888 m/sec, 71720968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1391/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 40608 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1391/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1391/3468 380/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 52898782 m, 58322 m/sec, 72135882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1396/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 40789 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1396/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1396/3468 382/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 53181872 m, 56618 m/sec, 72523480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1401/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 40944 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1401/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1401/3468 385/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 53479298 m, 59485 m/sec, 72963662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1406/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41127 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1406/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1406/3468 387/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 53763083 m, 56757 m/sec, 73372784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1411/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41284 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1411/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1411/3468 388/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 53949241 m, 37231 m/sec, 73645762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1416/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41439 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1416/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1416/3468 389/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 54093737 m, 28899 m/sec, 73855707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1421/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41554 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1421/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1421/3468 390/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 54318228 m, 44898 m/sec, 74170143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1426/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41635 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1426/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1426/3468 393/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 54605573 m, 57469 m/sec, 74573881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1431/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41724 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1431/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1431/3468 395/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 54892917 m, 57468 m/sec, 74979771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1436/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41807 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1436/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1436/3468 397/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 55183405 m, 58097 m/sec, 75430565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1441/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41876 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1441/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1441/3468 399/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 55469837 m, 57286 m/sec, 75871934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1446/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 41964 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1446/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1446/3468 401/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 55759069 m, 57846 m/sec, 76284994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1451/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42067 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1451/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1451/3468 403/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 56051270 m, 58440 m/sec, 76704602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1456/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42151 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1456/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1456/3468 405/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 56337293 m, 57204 m/sec, 77126131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1461/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42228 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1461/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1461/3468 407/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 56626520 m, 57845 m/sec, 77547388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1466/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42296 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1466/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1466/3468 410/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 56923943 m, 59484 m/sec, 77985602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1471/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42377 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1471/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1471/3468 412/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 57222457 m, 59702 m/sec, 78398959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1476/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42447 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1476/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1476/3468 414/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 57516072 m, 58723 m/sec, 78846189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1481/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42514 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1481/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1481/3468 416/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 57812904 m, 59366 m/sec, 79282328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1486/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42597 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1486/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1486/3468 418/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 58105066 m, 58432 m/sec, 79744471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1491/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42667 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1491/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1491/3468 420/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 58394091 m, 57805 m/sec, 80159330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1496/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42746 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1496/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1496/3468 422/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 58692464 m, 59674 m/sec, 80582112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1501/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42826 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1501/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1501/3468 424/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 58987665 m, 59040 m/sec, 81030021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1506/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42903 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1506/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1506/3468 426/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 59283954 m, 59257 m/sec, 81467756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1511/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 42977 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1511/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1511/3468 428/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 59575999 m, 58409 m/sec, 81905034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1516/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 43069 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1516/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1516/3468 429/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 59719632 m, 28726 m/sec, 82112085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1521/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 43150 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1521/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1521/3468 430/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 59860853 m, 28244 m/sec, 82327774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1526/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 43272 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1526/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1526/3468 432/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 60093669 m, 46563 m/sec, 82677975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1531/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 43421 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1531/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1531/3468 434/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 60321203 m, 45506 m/sec, 83021334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1536/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 43576 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1536/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1536/3468 436/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 60614422 m, 58643 m/sec, 83425319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1541/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 43730 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1541/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1541/3468 438/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 60907397 m, 58595 m/sec, 83834121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1546/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 43864 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1546/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1546/3468 440/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 61200358 m, 58592 m/sec, 84242906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1551/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 44020 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1551/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1551/3468 442/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 61474243 m, 54777 m/sec, 84643021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1556/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 44167 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1556/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1556/3468 444/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 61753256 m, 55802 m/sec, 85038731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1561/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 44328 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1561/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1561/3468 446/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 62022521 m, 53853 m/sec, 85437209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1566/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 44458 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1566/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1566/3468 448/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 62292773 m, 54050 m/sec, 85834401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1571/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 44602 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1571/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1571/3468 450/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 62553607 m, 52166 m/sec, 86229797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1576/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 44762 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1576/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1576/3468 452/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 62819357 m, 53150 m/sec, 86604430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1581/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 44898 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1581/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1581/3468 454/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 63091609 m, 54450 m/sec, 86989002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1586/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 45057 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1586/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1586/3468 456/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 63358514 m, 53381 m/sec, 87370535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1591/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 45216 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1591/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1591/3468 458/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 63641567 m, 56610 m/sec, 87802122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1596/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 45379 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1596/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1596/3468 460/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 63934950 m, 58676 m/sec, 88247411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1601/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 45516 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1601/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1601/3468 462/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 64227510 m, 58512 m/sec, 88700633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1606/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 45701 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1606/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1606/3468 464/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 64515165 m, 57531 m/sec, 89116024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1611/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 45883 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1611/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1611/3468 466/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 64802768 m, 57520 m/sec, 89547295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1616/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 46042 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1616/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1616/3468 468/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 65096939 m, 58834 m/sec, 89978519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1621/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 46195 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1621/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1621/3468 470/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 65364680 m, 53548 m/sec, 90415133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1626/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 46331 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1626/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1626/3468 472/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 65628509 m, 52765 m/sec, 90815933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1631/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 46479 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1631/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1631/3468 473/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 65880475 m, 50393 m/sec, 91197056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1636/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 46639 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1636/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1636/3468 475/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 66136372 m, 51179 m/sec, 91588941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1641/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 46804 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1641/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1641/3468 477/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 66419364 m, 56598 m/sec, 92029519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1646/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 46958 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1646/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1646/3468 479/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 66708165 m, 57760 m/sec, 92468305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1651/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 47110 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1651/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1651/3468 481/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 67000564 m, 58479 m/sec, 92898079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1656/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 47264 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1656/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1656/3468 483/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 67293529 m, 58593 m/sec, 93330599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1661/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 47434 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1661/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1661/3468 485/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 67580504 m, 57395 m/sec, 93760144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1666/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 47604 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1666/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1666/3468 487/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 67868521 m, 57603 m/sec, 94208316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1671/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 47769 attempts, .
[[35mlola[0m][.] 57 EF STEQ 1671/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 1671/3468 489/2000 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 68153591 m, 57014 m/sec, 94615235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 1676/3468 0/5 PolyORBLF-PT-S02J04T08-ReachabilityCardinality-2024-13 47941 attempts, .
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S02J04T08"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PolyORBLF-PT-S02J04T08, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654447900230"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S02J04T08.tgz
mv PolyORBLF-PT-S02J04T08 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;