About the Execution of LoLA for PolyORBLF-PT-S02J04T06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2970.888 | 836560.00 | 2678019.00 | 65.30 | FFFTTFFFFFFTTFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654447800222.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PolyORBLF-PT-S02J04T06, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654447800222
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 11K Apr 11 16:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Apr 11 16:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 24K Apr 11 16:56 CTLFireability.txt
-rw-r--r-- 1 mcc users 133K Apr 11 16:56 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 9.2K Apr 23 07:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 41K Apr 23 07:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Apr 23 07:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 31K Apr 23 07:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 26K Apr 11 17:01 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 159K Apr 11 17:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K Apr 11 17:00 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Apr 11 17:00 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.6K Apr 23 07:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.6K Apr 23 07:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 862K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14
FORMULA_NAME PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717057815481
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF false state space[0m
[[35mlola[0m] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 836 secs. Pages in use: 149
BK_STOP 1717058652041
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mReachabilityCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 24 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 699 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type FNDP) for 24 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EQUN) for 24 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 9 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1390
[[35mlola[0m][I] fired transitions : 1462
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 49 (type FNDP) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 50 (type EQUN) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 9 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 874 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type FNDP) for 0 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 0 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type FNDP) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 5/1165 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1 attempts, .
[[35mlola[0m][.] 55 EF EXCL 5/874 2/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 165917 m, 33183 m/sec, 200362 t fired, .
[[35mlola[0m][.] 56 EF FNDP 5/1165 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 28 attempts, .
[[35mlola[0m][.] 57 EF STEQ 5/1748 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 10/1160 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 3 attempts, .
[[35mlola[0m][.] 55 EF EXCL 10/874 3/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 380886 m, 42993 m/sec, 478349 t fired, .
[[35mlola[0m][.] 56 EF FNDP 10/1160 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 107 attempts, .
[[35mlola[0m][.] 57 EF STEQ 10/1743 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 15/1155 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 27 attempts, .
[[35mlola[0m][.] 55 EF EXCL 15/874 4/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 587366 m, 41296 m/sec, 742801 t fired, .
[[35mlola[0m][.] 56 EF FNDP 15/1155 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 190 attempts, .
[[35mlola[0m][.] 57 EF STEQ 15/1738 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 20/1150 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 70 attempts, .
[[35mlola[0m][.] 55 EF EXCL 20/874 6/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 850415 m, 52609 m/sec, 1095261 t fired, .
[[35mlola[0m][.] 56 EF FNDP 20/1150 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 276 attempts, .
[[35mlola[0m][.] 57 EF STEQ 20/1733 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 25/1145 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 134 attempts, .
[[35mlola[0m][.] 55 EF EXCL 25/874 7/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1071462 m, 44209 m/sec, 1390304 t fired, .
[[35mlola[0m][.] 56 EF FNDP 25/1145 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 392 attempts, .
[[35mlola[0m][.] 57 EF STEQ 25/1728 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 30/1140 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 200 attempts, .
[[35mlola[0m][.] 55 EF EXCL 30/874 9/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1300976 m, 45902 m/sec, 1695158 t fired, .
[[35mlola[0m][.] 56 EF FNDP 30/1140 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 532 attempts, .
[[35mlola[0m][.] 57 EF STEQ 30/1723 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 35/1135 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 266 attempts, .
[[35mlola[0m][.] 55 EF EXCL 35/874 10/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1510911 m, 41987 m/sec, 1971536 t fired, .
[[35mlola[0m][.] 56 EF FNDP 35/1135 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 656 attempts, .
[[35mlola[0m][.] 57 EF STEQ 35/1718 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 40/1130 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 341 attempts, .
[[35mlola[0m][.] 55 EF EXCL 40/874 11/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1753630 m, 48543 m/sec, 2299643 t fired, .
[[35mlola[0m][.] 56 EF FNDP 40/1130 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 803 attempts, .
[[35mlola[0m][.] 57 EF STEQ 40/1713 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 45/1125 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 434 attempts, .
[[35mlola[0m][.] 55 EF EXCL 45/874 13/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1990495 m, 47373 m/sec, 2624714 t fired, .
[[35mlola[0m][.] 56 EF FNDP 45/1125 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 952 attempts, .
[[35mlola[0m][.] 57 EF STEQ 45/1708 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 50/1120 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 553 attempts, .
[[35mlola[0m][.] 55 EF EXCL 50/874 15/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 2234484 m, 48797 m/sec, 2957229 t fired, .
[[35mlola[0m][.] 56 EF FNDP 50/1120 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 1070 attempts, .
[[35mlola[0m][.] 57 EF STEQ 50/1703 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 55/1115 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 644 attempts, .
[[35mlola[0m][.] 55 EF EXCL 55/874 16/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 2448933 m, 42889 m/sec, 3256728 t fired, .
[[35mlola[0m][.] 56 EF FNDP 55/1115 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 1215 attempts, .
[[35mlola[0m][.] 57 EF STEQ 55/1698 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 60/1110 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 729 attempts, .
[[35mlola[0m][.] 55 EF EXCL 60/874 18/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 2723416 m, 54896 m/sec, 3649436 t fired, .
[[35mlola[0m][.] 56 EF FNDP 60/1110 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 1344 attempts, .
[[35mlola[0m][.] 57 EF STEQ 60/1693 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 65/1105 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 840 attempts, .
[[35mlola[0m][.] 55 EF EXCL 65/874 19/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 2933722 m, 42061 m/sec, 3958979 t fired, .
[[35mlola[0m][.] 56 EF FNDP 65/1105 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 1518 attempts, .
[[35mlola[0m][.] 57 EF STEQ 65/1688 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 70/1100 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 970 attempts, .
[[35mlola[0m][.] 55 EF EXCL 70/874 21/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 3159345 m, 45124 m/sec, 4281593 t fired, .
[[35mlola[0m][.] 56 EF FNDP 70/1100 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 1650 attempts, .
[[35mlola[0m][.] 57 EF STEQ 70/1683 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 75/1095 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1111 attempts, .
[[35mlola[0m][.] 55 EF EXCL 75/874 22/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 3375935 m, 43318 m/sec, 4601689 t fired, .
[[35mlola[0m][.] 56 EF FNDP 75/1095 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 1814 attempts, .
[[35mlola[0m][.] 57 EF STEQ 75/1678 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 80/1090 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1225 attempts, .
[[35mlola[0m][.] 55 EF EXCL 80/874 23/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 3581894 m, 41191 m/sec, 4917571 t fired, .
[[35mlola[0m][.] 56 EF FNDP 80/1090 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 1956 attempts, .
[[35mlola[0m][.] 57 EF STEQ 80/1673 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 85/1085 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1331 attempts, .
[[35mlola[0m][.] 55 EF EXCL 85/874 25/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 3789193 m, 41459 m/sec, 5228627 t fired, .
[[35mlola[0m][.] 56 EF FNDP 85/1085 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 2105 attempts, .
[[35mlola[0m][.] 57 EF STEQ 85/1668 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 90/1080 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1420 attempts, .
[[35mlola[0m][.] 55 EF EXCL 90/874 26/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 4003433 m, 42848 m/sec, 5553831 t fired, .
[[35mlola[0m][.] 56 EF FNDP 90/1080 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 2250 attempts, .
[[35mlola[0m][.] 57 EF STEQ 90/1663 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 95/1075 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1521 attempts, .
[[35mlola[0m][.] 55 EF EXCL 95/874 28/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 4222142 m, 43741 m/sec, 5869658 t fired, .
[[35mlola[0m][.] 56 EF FNDP 95/1075 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 2455 attempts, .
[[35mlola[0m][.] 57 EF STEQ 95/1658 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 100/1070 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1635 attempts, .
[[35mlola[0m][.] 55 EF EXCL 100/874 29/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 4455579 m, 46687 m/sec, 6221469 t fired, .
[[35mlola[0m][.] 56 EF FNDP 100/1070 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 2591 attempts, .
[[35mlola[0m][.] 57 EF STEQ 100/1653 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 105/1065 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1775 attempts, .
[[35mlola[0m][.] 55 EF EXCL 105/874 30/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 4647313 m, 38346 m/sec, 6508234 t fired, .
[[35mlola[0m][.] 56 EF FNDP 105/1065 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 2737 attempts, .
[[35mlola[0m][.] 57 EF STEQ 105/1648 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 110/1060 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 1908 attempts, .
[[35mlola[0m][.] 55 EF EXCL 110/874 32/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 4934926 m, 57522 m/sec, 6927154 t fired, .
[[35mlola[0m][.] 56 EF FNDP 110/1060 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 2873 attempts, .
[[35mlola[0m][.] 57 EF STEQ 110/1643 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 115/1055 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 2048 attempts, .
[[35mlola[0m][.] 55 EF EXCL 115/874 33/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 5178662 m, 48747 m/sec, 7288820 t fired, .
[[35mlola[0m][.] 56 EF FNDP 115/1055 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 2995 attempts, .
[[35mlola[0m][.] 57 EF STEQ 115/1638 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 120/1050 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 2185 attempts, .
[[35mlola[0m][.] 55 EF EXCL 120/874 35/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 5393428 m, 42953 m/sec, 7636876 t fired, .
[[35mlola[0m][.] 56 EF FNDP 120/1050 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 3142 attempts, .
[[35mlola[0m][.] 57 EF STEQ 120/1633 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 125/1045 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 2340 attempts, .
[[35mlola[0m][.] 55 EF EXCL 125/874 36/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 5617704 m, 44855 m/sec, 7975673 t fired, .
[[35mlola[0m][.] 56 EF FNDP 125/1045 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 3309 attempts, .
[[35mlola[0m][.] 57 EF STEQ 125/1628 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 130/1040 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 2452 attempts, .
[[35mlola[0m][.] 55 EF EXCL 130/874 38/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 5837965 m, 44052 m/sec, 8308362 t fired, .
[[35mlola[0m][.] 56 EF FNDP 130/1040 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 3474 attempts, .
[[35mlola[0m][.] 57 EF STEQ 130/1623 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 135/1035 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 2618 attempts, .
[[35mlola[0m][.] 55 EF EXCL 135/874 39/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6057242 m, 43855 m/sec, 8687265 t fired, .
[[35mlola[0m][.] 56 EF FNDP 135/1035 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 3643 attempts, .
[[35mlola[0m][.] 57 EF STEQ 135/1618 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 140/1030 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 2751 attempts, .
[[35mlola[0m][.] 55 EF EXCL 140/874 40/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6294384 m, 47428 m/sec, 9104428 t fired, .
[[35mlola[0m][.] 56 EF FNDP 140/1030 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 3822 attempts, .
[[35mlola[0m][.] 57 EF STEQ 140/1613 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 50 (type EQUN) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 145/1022 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 2912 attempts, .
[[35mlola[0m][.] 55 EF EXCL 145/874 42/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6490983 m, 39319 m/sec, 9466638 t fired, .
[[35mlola[0m][.] 56 EF FNDP 145/1022 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 3958 attempts, .
[[35mlola[0m][.] 57 EF STEQ 145/1605 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 150/1020 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 3133 attempts, .
[[35mlola[0m][.] 55 EF EXCL 150/874 43/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6669529 m, 35709 m/sec, 9785182 t fired, .
[[35mlola[0m][.] 56 EF FNDP 150/1020 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 4093 attempts, .
[[35mlola[0m][.] 57 EF STEQ 150/1603 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 155/1015 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 3378 attempts, .
[[35mlola[0m][.] 55 EF EXCL 155/874 44/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6849799 m, 36054 m/sec, 10075634 t fired, .
[[35mlola[0m][.] 56 EF FNDP 155/1015 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 4213 attempts, .
[[35mlola[0m][.] 57 EF STEQ 155/1598 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 160/1010 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 3608 attempts, .
[[35mlola[0m][.] 55 EF EXCL 160/874 45/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 7033624 m, 36765 m/sec, 10391290 t fired, .
[[35mlola[0m][.] 56 EF FNDP 160/1010 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 4334 attempts, .
[[35mlola[0m][.] 57 EF STEQ 160/1593 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 165/1005 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 3825 attempts, .
[[35mlola[0m][.] 55 EF EXCL 165/874 46/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 7217854 m, 36846 m/sec, 10677900 t fired, .
[[35mlola[0m][.] 56 EF FNDP 165/1005 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 4449 attempts, .
[[35mlola[0m][.] 57 EF STEQ 165/1588 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 170/1000 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 4067 attempts, .
[[35mlola[0m][.] 55 EF EXCL 170/874 47/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 7400324 m, 36494 m/sec, 10979078 t fired, .
[[35mlola[0m][.] 56 EF FNDP 170/1000 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 4558 attempts, .
[[35mlola[0m][.] 57 EF STEQ 170/1583 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 175/995 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 4312 attempts, .
[[35mlola[0m][.] 55 EF EXCL 175/874 48/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 7577825 m, 35500 m/sec, 11282707 t fired, .
[[35mlola[0m][.] 56 EF FNDP 175/995 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 4675 attempts, .
[[35mlola[0m][.] 57 EF STEQ 175/1578 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 180/990 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 4558 attempts, .
[[35mlola[0m][.] 55 EF EXCL 180/874 50/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 7756141 m, 35663 m/sec, 11671352 t fired, .
[[35mlola[0m][.] 56 EF FNDP 180/990 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 4794 attempts, .
[[35mlola[0m][.] 57 EF STEQ 180/1573 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 185/985 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 4813 attempts, .
[[35mlola[0m][.] 55 EF EXCL 185/874 51/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 7940200 m, 36811 m/sec, 12018271 t fired, .
[[35mlola[0m][.] 56 EF FNDP 185/985 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 4898 attempts, .
[[35mlola[0m][.] 57 EF STEQ 185/1568 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 190/980 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 5075 attempts, .
[[35mlola[0m][.] 55 EF EXCL 190/874 52/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 8124430 m, 36846 m/sec, 12358982 t fired, .
[[35mlola[0m][.] 56 EF FNDP 190/980 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 5039 attempts, .
[[35mlola[0m][.] 57 EF STEQ 190/1563 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 195/975 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 5325 attempts, .
[[35mlola[0m][.] 55 EF EXCL 195/874 53/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 8306228 m, 36359 m/sec, 12684385 t fired, .
[[35mlola[0m][.] 56 EF FNDP 195/975 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 5192 attempts, .
[[35mlola[0m][.] 57 EF STEQ 195/1558 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 200/970 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 5575 attempts, .
[[35mlola[0m][.] 55 EF EXCL 200/874 54/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 8480181 m, 34790 m/sec, 12974234 t fired, .
[[35mlola[0m][.] 56 EF FNDP 200/970 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 5303 attempts, .
[[35mlola[0m][.] 57 EF STEQ 200/1553 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 205/965 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 5825 attempts, .
[[35mlola[0m][.] 55 EF EXCL 205/874 55/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 8666251 m, 37214 m/sec, 13290919 t fired, .
[[35mlola[0m][.] 56 EF FNDP 205/965 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 5438 attempts, .
[[35mlola[0m][.] 57 EF STEQ 205/1548 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 210/960 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6081 attempts, .
[[35mlola[0m][.] 55 EF EXCL 210/874 57/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 8845223 m, 35794 m/sec, 13657575 t fired, .
[[35mlola[0m][.] 56 EF FNDP 210/960 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 5570 attempts, .
[[35mlola[0m][.] 57 EF STEQ 210/1543 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 215/955 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6353 attempts, .
[[35mlola[0m][.] 55 EF EXCL 215/874 58/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 9025459 m, 36047 m/sec, 13993611 t fired, .
[[35mlola[0m][.] 56 EF FNDP 215/955 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 5691 attempts, .
[[35mlola[0m][.] 57 EF STEQ 215/1538 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 220/950 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6531 attempts, .
[[35mlola[0m][.] 55 EF EXCL 220/874 59/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 9254751 m, 45858 m/sec, 14438740 t fired, .
[[35mlola[0m][.] 56 EF FNDP 220/950 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 5826 attempts, .
[[35mlola[0m][.] 57 EF STEQ 220/1533 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 225/945 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6631 attempts, .
[[35mlola[0m][.] 55 EF EXCL 225/874 61/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 9585056 m, 66061 m/sec, 15077617 t fired, .
[[35mlola[0m][.] 56 EF FNDP 225/945 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 5966 attempts, .
[[35mlola[0m][.] 57 EF STEQ 225/1528 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 230/940 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6736 attempts, .
[[35mlola[0m][.] 55 EF EXCL 230/874 63/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 9919479 m, 66884 m/sec, 15765613 t fired, .
[[35mlola[0m][.] 56 EF FNDP 230/940 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 6086 attempts, .
[[35mlola[0m][.] 57 EF STEQ 230/1523 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 235/935 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6860 attempts, .
[[35mlola[0m][.] 55 EF EXCL 235/874 66/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 10276730 m, 71450 m/sec, 16378552 t fired, .
[[35mlola[0m][.] 56 EF FNDP 235/935 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 6214 attempts, .
[[35mlola[0m][.] 57 EF STEQ 235/1518 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 240/930 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 6986 attempts, .
[[35mlola[0m][.] 55 EF EXCL 240/874 68/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 10609578 m, 66569 m/sec, 17019262 t fired, .
[[35mlola[0m][.] 56 EF FNDP 240/930 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 6347 attempts, .
[[35mlola[0m][.] 57 EF STEQ 240/1513 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 245/925 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 7080 attempts, .
[[35mlola[0m][.] 55 EF EXCL 245/874 70/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 10939286 m, 65941 m/sec, 17599343 t fired, .
[[35mlola[0m][.] 56 EF FNDP 245/925 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 6473 attempts, .
[[35mlola[0m][.] 57 EF STEQ 245/1508 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 250/920 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 7193 attempts, .
[[35mlola[0m][.] 55 EF EXCL 250/874 72/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 11275359 m, 67214 m/sec, 18270281 t fired, .
[[35mlola[0m][.] 56 EF FNDP 250/920 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 6588 attempts, .
[[35mlola[0m][.] 57 EF STEQ 250/1503 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 255/915 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 7360 attempts, .
[[35mlola[0m][.] 55 EF EXCL 255/874 74/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 11604776 m, 65883 m/sec, 18874509 t fired, .
[[35mlola[0m][.] 56 EF FNDP 255/915 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 6740 attempts, .
[[35mlola[0m][.] 57 EF STEQ 255/1498 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 260/910 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 7614 attempts, .
[[35mlola[0m][.] 55 EF EXCL 260/874 76/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 11925838 m, 64212 m/sec, 19383503 t fired, .
[[35mlola[0m][.] 56 EF FNDP 260/910 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 6965 attempts, .
[[35mlola[0m][.] 57 EF STEQ 260/1493 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 265/905 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 7838 attempts, .
[[35mlola[0m][.] 55 EF EXCL 265/874 78/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 12260002 m, 66832 m/sec, 19927367 t fired, .
[[35mlola[0m][.] 56 EF FNDP 265/905 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 7205 attempts, .
[[35mlola[0m][.] 57 EF STEQ 265/1488 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 270/900 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 8048 attempts, .
[[35mlola[0m][.] 55 EF EXCL 270/874 80/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 12581553 m, 64310 m/sec, 20479686 t fired, .
[[35mlola[0m][.] 56 EF FNDP 270/900 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 7456 attempts, .
[[35mlola[0m][.] 57 EF STEQ 270/1483 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 275/895 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 8252 attempts, .
[[35mlola[0m][.] 55 EF EXCL 275/874 81/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 12901126 m, 63914 m/sec, 21024512 t fired, .
[[35mlola[0m][.] 56 EF FNDP 275/895 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 7680 attempts, .
[[35mlola[0m][.] 57 EF STEQ 275/1478 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 280/890 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 8450 attempts, .
[[35mlola[0m][.] 55 EF EXCL 280/874 83/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 13220481 m, 63871 m/sec, 21561532 t fired, .
[[35mlola[0m][.] 56 EF FNDP 280/890 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 7916 attempts, .
[[35mlola[0m][.] 57 EF STEQ 280/1473 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 285/885 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 8673 attempts, .
[[35mlola[0m][.] 55 EF EXCL 285/874 85/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 13553379 m, 66579 m/sec, 22141097 t fired, .
[[35mlola[0m][.] 56 EF FNDP 285/885 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 8168 attempts, .
[[35mlola[0m][.] 57 EF STEQ 285/1468 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 290/880 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 8901 attempts, .
[[35mlola[0m][.] 55 EF EXCL 290/874 87/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 13889553 m, 67234 m/sec, 22715392 t fired, .
[[35mlola[0m][.] 56 EF FNDP 290/880 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 8440 attempts, .
[[35mlola[0m][.] 57 EF STEQ 290/1463 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 295/875 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 9175 attempts, .
[[35mlola[0m][.] 55 EF EXCL 295/874 89/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 14236763 m, 69442 m/sec, 23294862 t fired, .
[[35mlola[0m][.] 56 EF FNDP 295/875 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 8707 attempts, .
[[35mlola[0m][.] 57 EF STEQ 295/1458 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 300/870 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 9422 attempts, .
[[35mlola[0m][.] 55 EF EXCL 300/874 90/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 14586886 m, 70024 m/sec, 23870062 t fired, .
[[35mlola[0m][.] 56 EF FNDP 300/870 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 8976 attempts, .
[[35mlola[0m][.] 57 EF STEQ 300/1453 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 305/865 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 9679 attempts, .
[[35mlola[0m][.] 55 EF EXCL 305/874 92/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 14928063 m, 68235 m/sec, 24471808 t fired, .
[[35mlola[0m][.] 56 EF FNDP 305/865 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 9221 attempts, .
[[35mlola[0m][.] 57 EF STEQ 305/1448 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 310/860 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 9921 attempts, .
[[35mlola[0m][.] 55 EF EXCL 310/874 94/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 15277433 m, 69874 m/sec, 25053457 t fired, .
[[35mlola[0m][.] 56 EF FNDP 310/860 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 9485 attempts, .
[[35mlola[0m][.] 57 EF STEQ 310/1443 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 315/855 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 10149 attempts, .
[[35mlola[0m][.] 55 EF EXCL 315/874 96/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 15623132 m, 69139 m/sec, 25641142 t fired, .
[[35mlola[0m][.] 56 EF FNDP 315/855 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 9723 attempts, .
[[35mlola[0m][.] 57 EF STEQ 315/1438 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 320/850 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 10374 attempts, .
[[35mlola[0m][.] 55 EF EXCL 320/874 98/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 15967345 m, 68842 m/sec, 26233790 t fired, .
[[35mlola[0m][.] 56 EF FNDP 320/850 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 10005 attempts, .
[[35mlola[0m][.] 57 EF STEQ 320/1433 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 325/845 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 10589 attempts, .
[[35mlola[0m][.] 55 EF EXCL 325/874 99/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 16307612 m, 68053 m/sec, 26827448 t fired, .
[[35mlola[0m][.] 56 EF FNDP 325/845 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 10269 attempts, .
[[35mlola[0m][.] 57 EF STEQ 325/1428 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 330/840 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 10815 attempts, .
[[35mlola[0m][.] 55 EF EXCL 330/874 101/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 16647788 m, 68035 m/sec, 27414888 t fired, .
[[35mlola[0m][.] 56 EF FNDP 330/840 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 10525 attempts, .
[[35mlola[0m][.] 57 EF STEQ 330/1423 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 335/835 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 11058 attempts, .
[[35mlola[0m][.] 55 EF EXCL 335/874 103/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 16985204 m, 67483 m/sec, 28004187 t fired, .
[[35mlola[0m][.] 56 EF FNDP 335/835 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 10780 attempts, .
[[35mlola[0m][.] 57 EF STEQ 335/1418 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 340/830 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 11305 attempts, .
[[35mlola[0m][.] 55 EF EXCL 340/874 105/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 17323073 m, 67573 m/sec, 28597788 t fired, .
[[35mlola[0m][.] 56 EF FNDP 340/830 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 11057 attempts, .
[[35mlola[0m][.] 57 EF STEQ 340/1413 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 345/825 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 11561 attempts, .
[[35mlola[0m][.] 55 EF EXCL 345/874 107/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 17652241 m, 65833 m/sec, 29211071 t fired, .
[[35mlola[0m][.] 56 EF FNDP 345/825 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 11305 attempts, .
[[35mlola[0m][.] 57 EF STEQ 345/1408 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 350/820 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 11810 attempts, .
[[35mlola[0m][.] 55 EF EXCL 350/874 108/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 17964061 m, 62364 m/sec, 29874854 t fired, .
[[35mlola[0m][.] 56 EF FNDP 350/820 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 11537 attempts, .
[[35mlola[0m][.] 57 EF STEQ 350/1403 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 355/815 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 12057 attempts, .
[[35mlola[0m][.] 55 EF EXCL 355/874 110/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 18288328 m, 64853 m/sec, 30618084 t fired, .
[[35mlola[0m][.] 56 EF FNDP 355/815 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 11815 attempts, .
[[35mlola[0m][.] 57 EF STEQ 355/1398 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 360/810 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 12284 attempts, .
[[35mlola[0m][.] 55 EF EXCL 360/874 112/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 18613333 m, 65001 m/sec, 31358551 t fired, .
[[35mlola[0m][.] 56 EF FNDP 360/810 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 12106 attempts, .
[[35mlola[0m][.] 57 EF STEQ 360/1393 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 365/805 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 12518 attempts, .
[[35mlola[0m][.] 55 EF EXCL 365/874 114/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 18954439 m, 68221 m/sec, 32136905 t fired, .
[[35mlola[0m][.] 56 EF FNDP 365/805 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 12346 attempts, .
[[35mlola[0m][.] 57 EF STEQ 365/1388 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 370/800 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 12756 attempts, .
[[35mlola[0m][.] 55 EF EXCL 370/874 116/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 19276828 m, 64477 m/sec, 32868705 t fired, .
[[35mlola[0m][.] 56 EF FNDP 370/800 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 12588 attempts, .
[[35mlola[0m][.] 57 EF STEQ 370/1383 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 375/795 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 12981 attempts, .
[[35mlola[0m][.] 55 EF EXCL 375/874 118/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 19606705 m, 65975 m/sec, 33626899 t fired, .
[[35mlola[0m][.] 56 EF FNDP 375/795 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 12787 attempts, .
[[35mlola[0m][.] 57 EF STEQ 375/1378 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19826202
[[35mlola[0m][I] fired transitions : 34160376
[[35mlola[0m][I] time used : 378
[[35mlola[0m][I] memory pages used : 119
[[35mlola[0m][W] CANCELED task # 53 (type FNDP) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 45 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 1039 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type FNDP) for 15 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 13115
[[35mlola[0m][I] time used : 378
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 63 (type FNDP) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 59 (type FNDP) for 45 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 693
[[35mlola[0m][I] fired transitions : 709
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 59 (type FNDP) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 0 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 3118 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type FNDP) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 380/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 13022 attempts, .
[[35mlola[0m][.] 57 EF STEQ 380/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 2/3118 1/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 116277 m, 23255 m/sec, 150652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 385/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 13272 attempts, .
[[35mlola[0m][.] 57 EF STEQ 385/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 7/3118 4/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 487732 m, 74291 m/sec, 627953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 390/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 13527 attempts, .
[[35mlola[0m][.] 57 EF STEQ 390/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 12/3118 6/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 848170 m, 72087 m/sec, 1096559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 395/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 13757 attempts, .
[[35mlola[0m][.] 57 EF STEQ 395/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 17/3118 8/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 1196647 m, 69695 m/sec, 1557167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 400/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 13977 attempts, .
[[35mlola[0m][.] 57 EF STEQ 400/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 22/3118 10/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 1520024 m, 64675 m/sec, 1994243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 405/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 14219 attempts, .
[[35mlola[0m][.] 57 EF STEQ 405/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 27/3118 12/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 1840153 m, 64025 m/sec, 2439438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 410/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 14469 attempts, .
[[35mlola[0m][.] 57 EF STEQ 410/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 32/3118 14/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 2193307 m, 70630 m/sec, 2937708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 415/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 14684 attempts, .
[[35mlola[0m][.] 57 EF STEQ 415/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 37/3118 17/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 2554760 m, 72290 m/sec, 3438478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 420/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 14931 attempts, .
[[35mlola[0m][.] 57 EF STEQ 420/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 42/3118 19/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 2911080 m, 71264 m/sec, 3946080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 425/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 15183 attempts, .
[[35mlola[0m][.] 57 EF STEQ 425/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 47/3118 21/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 3262445 m, 70273 m/sec, 4448005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 430/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 15423 attempts, .
[[35mlola[0m][.] 57 EF STEQ 430/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 52/3118 24/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 3620454 m, 71601 m/sec, 4967790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 435/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 15690 attempts, .
[[35mlola[0m][.] 57 EF STEQ 435/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 57/3118 26/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 3990151 m, 73939 m/sec, 5506836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 440/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 15949 attempts, .
[[35mlola[0m][.] 57 EF STEQ 440/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 62/3118 28/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 4351278 m, 72225 m/sec, 6037063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 445/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 16167 attempts, .
[[35mlola[0m][.] 57 EF STEQ 445/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 67/3118 31/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 4704989 m, 70742 m/sec, 6571723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 450/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 16383 attempts, .
[[35mlola[0m][.] 57 EF STEQ 450/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 72/3118 33/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 5028514 m, 64705 m/sec, 7074853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 455/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 16611 attempts, .
[[35mlola[0m][.] 57 EF STEQ 455/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 77/3118 35/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 5381644 m, 70626 m/sec, 7617575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 460/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 16844 attempts, .
[[35mlola[0m][.] 57 EF STEQ 460/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 82/3118 37/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 5716581 m, 66987 m/sec, 8135473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 465/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 17081 attempts, .
[[35mlola[0m][.] 57 EF STEQ 465/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 87/3118 39/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 6071768 m, 71037 m/sec, 8699666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 470/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 17303 attempts, .
[[35mlola[0m][.] 57 EF STEQ 470/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 92/3118 42/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 6403041 m, 66254 m/sec, 9245922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 475/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 17510 attempts, .
[[35mlola[0m][.] 57 EF STEQ 475/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 97/3118 44/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 6739031 m, 67198 m/sec, 9795222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 480/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 17734 attempts, .
[[35mlola[0m][.] 57 EF STEQ 480/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 102/3118 46/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 7062526 m, 64699 m/sec, 10365893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 485/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 17983 attempts, .
[[35mlola[0m][.] 57 EF STEQ 485/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 107/3118 48/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 7399177 m, 67330 m/sec, 10942452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 490/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 18219 attempts, .
[[35mlola[0m][.] 57 EF STEQ 490/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 112/3118 50/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 7744207 m, 69006 m/sec, 11523576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 495/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 18446 attempts, .
[[35mlola[0m][.] 57 EF STEQ 495/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 117/3118 52/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 8096463 m, 70451 m/sec, 12126256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 500/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 18710 attempts, .
[[35mlola[0m][.] 57 EF STEQ 500/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 122/3118 54/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 8439239 m, 68555 m/sec, 12762802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 505/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 18944 attempts, .
[[35mlola[0m][.] 57 EF STEQ 505/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 127/3118 57/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 8776971 m, 67546 m/sec, 13377609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 510/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 19168 attempts, .
[[35mlola[0m][.] 57 EF STEQ 510/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 132/3118 59/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 9116278 m, 67861 m/sec, 13941879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 515/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 19439 attempts, .
[[35mlola[0m][.] 57 EF STEQ 515/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 137/3118 61/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 9473627 m, 71469 m/sec, 14597421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 520/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 19685 attempts, .
[[35mlola[0m][.] 57 EF STEQ 520/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 142/3118 63/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 9834559 m, 72186 m/sec, 15250175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 525/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 19970 attempts, .
[[35mlola[0m][.] 57 EF STEQ 525/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 147/3118 66/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 10194823 m, 72052 m/sec, 15917380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 530/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 20208 attempts, .
[[35mlola[0m][.] 57 EF STEQ 530/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 152/3118 68/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 10551312 m, 71297 m/sec, 16581969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 535/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 20460 attempts, .
[[35mlola[0m][.] 57 EF STEQ 535/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 157/3118 70/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 10915772 m, 72892 m/sec, 17257110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 540/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 20748 attempts, .
[[35mlola[0m][.] 57 EF STEQ 540/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 162/3118 73/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 11279835 m, 72812 m/sec, 17927248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 545/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 21021 attempts, .
[[35mlola[0m][.] 57 EF STEQ 545/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 167/3118 75/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 11641966 m, 72426 m/sec, 18599845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 550/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 21280 attempts, .
[[35mlola[0m][.] 57 EF STEQ 550/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 172/3118 78/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 12009884 m, 73583 m/sec, 19299992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 555/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 21560 attempts, .
[[35mlola[0m][.] 57 EF STEQ 555/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 177/3118 80/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 12376889 m, 73401 m/sec, 19986228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 560/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 21825 attempts, .
[[35mlola[0m][.] 57 EF STEQ 560/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 182/3118 82/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 12738638 m, 72349 m/sec, 20649411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 565/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 22090 attempts, .
[[35mlola[0m][.] 57 EF STEQ 565/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 187/3118 85/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 13103816 m, 73035 m/sec, 21287709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 570/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 22340 attempts, .
[[35mlola[0m][.] 57 EF STEQ 570/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 192/3118 87/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 13464718 m, 72180 m/sec, 21856870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 575/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 22586 attempts, .
[[35mlola[0m][.] 57 EF STEQ 575/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 197/3118 89/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 13815256 m, 70107 m/sec, 22414887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 580/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 22877 attempts, .
[[35mlola[0m][.] 57 EF STEQ 580/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 202/3118 91/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 14167693 m, 70487 m/sec, 22987716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 585/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 23119 attempts, .
[[35mlola[0m][.] 57 EF STEQ 585/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 207/3118 93/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 14515117 m, 69484 m/sec, 23554667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 590/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 23368 attempts, .
[[35mlola[0m][.] 57 EF STEQ 590/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 212/3118 95/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 14860873 m, 69151 m/sec, 24109101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 595/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 23562 attempts, .
[[35mlola[0m][.] 57 EF STEQ 595/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 217/3118 97/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 15183689 m, 64563 m/sec, 24611242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 600/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 23815 attempts, .
[[35mlola[0m][.] 57 EF STEQ 600/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 222/3118 98/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 15522659 m, 67794 m/sec, 25130102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 605/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 24089 attempts, .
[[35mlola[0m][.] 57 EF STEQ 605/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 227/3118 100/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 15855057 m, 66479 m/sec, 25657188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 610/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 24323 attempts, .
[[35mlola[0m][.] 57 EF STEQ 610/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 232/3118 102/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 16178874 m, 64763 m/sec, 26194635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 615/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 24586 attempts, .
[[35mlola[0m][.] 57 EF STEQ 615/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 237/3118 104/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 16509192 m, 66063 m/sec, 26740671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 620/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 24832 attempts, .
[[35mlola[0m][.] 57 EF STEQ 620/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 242/3118 105/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 16844750 m, 67111 m/sec, 27285905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 625/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 25072 attempts, .
[[35mlola[0m][.] 57 EF STEQ 625/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 247/3118 107/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 17177373 m, 66524 m/sec, 27844347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 630/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 25304 attempts, .
[[35mlola[0m][.] 57 EF STEQ 630/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 252/3118 109/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 17506772 m, 65879 m/sec, 28398557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 635/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 25516 attempts, .
[[35mlola[0m][.] 57 EF STEQ 635/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 257/3118 111/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 17835457 m, 65737 m/sec, 28943128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 640/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 25778 attempts, .
[[35mlola[0m][.] 57 EF STEQ 640/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 262/3118 113/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 18156762 m, 64261 m/sec, 29478792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 645/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 26015 attempts, .
[[35mlola[0m][.] 57 EF STEQ 645/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 267/3118 115/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 18478306 m, 64308 m/sec, 30017132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 650/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 26260 attempts, .
[[35mlola[0m][.] 57 EF STEQ 650/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 272/3118 116/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 18807198 m, 65778 m/sec, 30569413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 655/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 26532 attempts, .
[[35mlola[0m][.] 57 EF STEQ 655/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 277/3118 118/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 19130992 m, 64758 m/sec, 31111750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 660/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 26793 attempts, .
[[35mlola[0m][.] 57 EF STEQ 660/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 282/3118 120/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 19458279 m, 65457 m/sec, 31659511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 665/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 27068 attempts, .
[[35mlola[0m][.] 57 EF STEQ 665/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 287/3118 122/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 19789504 m, 66245 m/sec, 32208958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 670/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 27306 attempts, .
[[35mlola[0m][.] 57 EF STEQ 670/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 292/3118 124/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 20119884 m, 66076 m/sec, 32741001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 675/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 27541 attempts, .
[[35mlola[0m][.] 57 EF STEQ 675/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 297/3118 126/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 20454869 m, 66997 m/sec, 33334093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 680/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 27789 attempts, .
[[35mlola[0m][.] 57 EF STEQ 680/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 302/3118 128/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 20778520 m, 64730 m/sec, 33945313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 685/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 28041 attempts, .
[[35mlola[0m][.] 57 EF STEQ 685/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 307/3118 130/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 21092221 m, 62740 m/sec, 34578577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 690/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 28251 attempts, .
[[35mlola[0m][.] 57 EF STEQ 690/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 312/3118 132/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 21415586 m, 64673 m/sec, 35239621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 695/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 28478 attempts, .
[[35mlola[0m][.] 57 EF STEQ 695/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 317/3118 134/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 21742256 m, 65334 m/sec, 35926002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 700/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 28716 attempts, .
[[35mlola[0m][.] 57 EF STEQ 700/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 322/3118 136/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 22071030 m, 65754 m/sec, 36620622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 705/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 28966 attempts, .
[[35mlola[0m][.] 57 EF STEQ 705/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 327/3118 138/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 22379370 m, 61668 m/sec, 37295733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 710/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 29220 attempts, .
[[35mlola[0m][.] 57 EF STEQ 710/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 332/3118 140/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 22693566 m, 62839 m/sec, 37999855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 715/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 29466 attempts, .
[[35mlola[0m][.] 57 EF STEQ 715/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 337/3118 142/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 23031217 m, 67530 m/sec, 38769212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 720/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 29697 attempts, .
[[35mlola[0m][.] 57 EF STEQ 720/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 342/3118 144/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 23350125 m, 63781 m/sec, 39486310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 725/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 29907 attempts, .
[[35mlola[0m][.] 57 EF STEQ 725/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 347/3118 146/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 23665630 m, 63101 m/sec, 40197036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-08: AG false state space[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 730/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 30141 attempts, .
[[35mlola[0m][.] 57 EF STEQ 730/3496 0/5 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 58 EF EXCL 352/3118 148/2000 PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 23981679 m, 63209 m/sec, 40936416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24140784
[[35mlola[0m][I] fired transitions : 41329236
[[35mlola[0m][I] time used : 354
[[35mlola[0m][I] memory pages used : 149
[[35mlola[0m][W] CANCELED task # 56 (type FNDP) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 57 (type EQUN) for PolyORBLF-PT-S02J04T06-ReachabilityCardinality-2024-00 (obsolete)
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S02J04T06"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PolyORBLF-PT-S02J04T06, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654447800222"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S02J04T06.tgz
mv PolyORBLF-PT-S02J04T06 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;