MCC'2024- Execution of r291-tajo-171654447700178

About the Execution of LoLA for PolyORBLF-COL-S06J04T06

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
15423.844	1189340.00	3958420.00	131.60	F?TFFTTFFFTTFTF?	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654447700178.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PolyORBLF-COL-S06J04T06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654447700178
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 568K
-rw-r--r-- 1 mcc users 9.3K Apr 11 16:56 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K Apr 11 16:56 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 11 16:51 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Apr 11 16:51 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Apr 23 07:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.8K Apr 11 17:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 69K Apr 11 17:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Apr 11 17:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 54K Apr 11 17:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 154K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-00
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-01
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-02
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-03
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-04
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-06
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-07
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-08
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-09
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-10
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-11
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-12
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-13
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-14
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717054819131

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m] [1m[33mPolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL unknown AGGR[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m] [1m[33mPolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL unknown AGGR[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1189 secs. Pages in use: 649

BK_STOP 1717056008471

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/FNDP) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/EQUN) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/EQUN) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/FNDP) for 0 PolyORBLF-COL-S06J04T06-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/EQUN) for 0 PolyORBLF-COL-S06J04T06-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 0 PolyORBLF-COL-S06J04T06-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/FNDP) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/SRCH) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 70 (type FNDP) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 71 (type EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/SRCH) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/SRCH) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 45
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/FNDP) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 632, Transitions: 10500
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 PolyORBLF-COL-S06J04T06-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 8 3 0 7 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 1 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 1/199 1/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-14 52240 m, 10448 m/sec, 57709 t fired, .
[[35mlola[0m][.] 78 EF STEQ 1/1197 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 80 EF STEQ 1/1797 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 83 EF STEQ 1/1797 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 90 (type EQUN) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG 0 3 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 7 3 0 8 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 2 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 6/189 7/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-14 594125 m, 108377 m/sec, 696579 t fired, .
[[35mlola[0m][.] 78 EF STEQ 6/1195 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 80 EF STEQ 6/1195 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 5/1196 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 95 (type FNDP) for 0 PolyORBLF-COL-S06J04T06-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 95 (type FNDP) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 100 (type EQUN) for 51 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 7 2 0 9 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 11/199 16/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-14 1445598 m, 170294 m/sec, 1806754 t fired, .
[[35mlola[0m][.] 78 EF STEQ 11/1788 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 10/1788 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 1/1793 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 7 2 0 9 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 16/199 25/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-14 2265819 m, 164044 m/sec, 3006318 t fired, .
[[35mlola[0m][.] 78 EF STEQ 16/1787 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 15/1787 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 6/1792 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 7 2 0 9 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 21/199 33/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-14 3003269 m, 147490 m/sec, 4156150 t fired, .
[[35mlola[0m][.] 78 EF STEQ 21/1782 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 20/1782 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 11/1787 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 7 2 0 9 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 26/199 39/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-14 3696455 m, 138637 m/sec, 5398127 t fired, .
[[35mlola[0m][.] 78 EF STEQ 26/1777 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 25/1777 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 16/1782 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 7 2 0 9 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 31/199 46/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-14 4360357 m, 132780 m/sec, 6540822 t fired, .
[[35mlola[0m][.] 78 EF STEQ 31/1772 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 30/1772 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 21/1777 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 7 2 0 9 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 36/199 52/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-14 5019415 m, 131811 m/sec, 7770625 t fired, .
[[35mlola[0m][.] 78 EF STEQ 36/1767 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 35/1767 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 26/1772 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 7 2 0 9 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 41/199 59/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-14 5744130 m, 144943 m/sec, 9061772 t fired, .
[[35mlola[0m][.] 78 EF STEQ 41/1762 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 40/1762 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 31/1767 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 7 2 0 9 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 46/199 65/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-14 6437584 m, 138690 m/sec, 10410014 t fired, .
[[35mlola[0m][.] 78 EF STEQ 46/1757 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 45/1757 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 36/1762 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6730140
[[35mlola[0m][I] fired transitions : 10979838
[[35mlola[0m][I] time used : 49
[[35mlola[0m][I] memory pages used : 68
[[35mlola[0m][I] LAUNCH task # 81 (type EXCL) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 81 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 16
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 221 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 6 2 0 10 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 2/221 2/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 101669 m, 20333 m/sec, 472848 t fired, .
[[35mlola[0m][.] 78 EF STEQ 51/1749 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 50/1749 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 41/1754 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 6 2 0 10 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 7/221 5/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 383771 m, 56420 m/sec, 1798473 t fired, .
[[35mlola[0m][.] 78 EF STEQ 56/1747 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 55/1747 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 46/1752 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 6 2 0 10 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 12/221 8/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 663400 m, 55925 m/sec, 3119454 t fired, .
[[35mlola[0m][.] 78 EF STEQ 61/1742 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 60/1742 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 51/1747 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 6 2 0 10 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 17/221 11/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 935902 m, 54500 m/sec, 4434849 t fired, .
[[35mlola[0m][.] 78 EF STEQ 66/1737 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 65/1737 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 56/1742 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 6 2 0 10 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 22/221 14/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 1203303 m, 53480 m/sec, 5742998 t fired, .
[[35mlola[0m][.] 78 EF STEQ 71/1732 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 70/1732 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 61/1737 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 6 2 0 10 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 27/221 17/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 1466473 m, 52634 m/sec, 7052958 t fired, .
[[35mlola[0m][.] 78 EF STEQ 76/1727 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 75/1727 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 66/1732 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 6 2 0 10 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 32/221 19/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 1727556 m, 52216 m/sec, 8356091 t fired, .
[[35mlola[0m][.] 78 EF STEQ 81/1722 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 80/1722 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 71/1727 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 6 2 0 10 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 37/221 22/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 1976613 m, 49811 m/sec, 9684149 t fired, .
[[35mlola[0m][.] 78 EF STEQ 86/1717 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 85/1717 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 76/1722 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 6 2 0 10 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 42/221 25/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 2226573 m, 49992 m/sec, 11011105 t fired, .
[[35mlola[0m][.] 78 EF STEQ 91/1712 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 90/1712 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 81/1717 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 6 2 0 10 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 47/221 27/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 2481939 m, 51073 m/sec, 12319093 t fired, .
[[35mlola[0m][.] 78 EF STEQ 96/1707 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 95/1707 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 86/1712 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 6 2 0 10 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 52/221 30/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 2737367 m, 51085 m/sec, 13619016 t fired, .
[[35mlola[0m][.] 78 EF STEQ 101/1702 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 90 EF STEQ 100/1702 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 91/1707 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 92 (type EQUN) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 57/221 33/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 2985847 m, 49696 m/sec, 14936770 t fired, .
[[35mlola[0m][.] 90 EF STEQ 105/3491 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 1/1745 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 96/1698 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 62/221 35/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 3224963 m, 47823 m/sec, 16267841 t fired, .
[[35mlola[0m][.] 90 EF STEQ 110/3490 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 6/1744 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 101/1697 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 67/221 38/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 3458362 m, 46679 m/sec, 17613945 t fired, .
[[35mlola[0m][.] 90 EF STEQ 115/3485 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 11/1739 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 106/1692 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 72/221 40/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 3694658 m, 47259 m/sec, 18961682 t fired, .
[[35mlola[0m][.] 90 EF STEQ 120/3480 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 16/1734 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 111/1687 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 77/221 43/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 3923313 m, 45731 m/sec, 20300272 t fired, .
[[35mlola[0m][.] 90 EF STEQ 125/3475 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 21/1729 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 116/1682 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 82/221 45/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 4155349 m, 46407 m/sec, 21643769 t fired, .
[[35mlola[0m][.] 90 EF STEQ 130/3470 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 26/1724 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 121/1677 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 87/221 47/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 4371199 m, 43170 m/sec, 22863250 t fired, .
[[35mlola[0m][.] 90 EF STEQ 135/3465 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 31/1719 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 126/1672 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 92/221 49/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 4570563 m, 39872 m/sec, 24079563 t fired, .
[[35mlola[0m][.] 90 EF STEQ 140/3460 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 36/1714 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 131/1667 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 97/221 51/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 4763701 m, 38627 m/sec, 25241139 t fired, .
[[35mlola[0m][.] 90 EF STEQ 145/3455 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 41/1709 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 136/1662 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 102/221 53/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 4967821 m, 40824 m/sec, 26569425 t fired, .
[[35mlola[0m][.] 90 EF STEQ 150/3450 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 46/1704 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 141/1657 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 107/221 56/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 5202099 m, 46855 m/sec, 27870314 t fired, .
[[35mlola[0m][.] 90 EF STEQ 155/3445 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 51/1699 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 146/1652 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 112/221 58/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 5414374 m, 42455 m/sec, 29125618 t fired, .
[[35mlola[0m][.] 90 EF STEQ 160/3440 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 56/1694 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 151/1647 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 117/221 60/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 5637959 m, 44717 m/sec, 30314608 t fired, .
[[35mlola[0m][.] 90 EF STEQ 165/3435 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 61/1689 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 156/1642 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 122/221 62/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 5830165 m, 38441 m/sec, 31543909 t fired, .
[[35mlola[0m][.] 90 EF STEQ 170/3430 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 66/1684 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 161/1637 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 127/221 64/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 6030840 m, 40135 m/sec, 32753333 t fired, .
[[35mlola[0m][.] 90 EF STEQ 175/3425 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 71/1679 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 166/1632 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 132/221 67/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 6240467 m, 41925 m/sec, 34075389 t fired, .
[[35mlola[0m][.] 90 EF STEQ 180/3420 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 76/1674 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 171/1627 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 137/221 69/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 6450143 m, 41935 m/sec, 35321977 t fired, .
[[35mlola[0m][.] 90 EF STEQ 185/3415 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 81/1669 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 176/1622 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 142/221 71/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 6656286 m, 41228 m/sec, 36591848 t fired, .
[[35mlola[0m][.] 90 EF STEQ 190/3410 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 86/1664 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 181/1617 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 147/221 73/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 6854563 m, 39655 m/sec, 37841198 t fired, .
[[35mlola[0m][.] 90 EF STEQ 195/3405 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 91/1659 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 186/1612 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 152/221 75/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 7037367 m, 36560 m/sec, 39094292 t fired, .
[[35mlola[0m][.] 90 EF STEQ 200/3400 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 96/1654 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 191/1607 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 157/221 77/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 7240487 m, 40624 m/sec, 40438268 t fired, .
[[35mlola[0m][.] 90 EF STEQ 205/3395 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 101/1649 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 196/1602 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 162/221 79/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 7428205 m, 37543 m/sec, 41685645 t fired, .
[[35mlola[0m][.] 90 EF STEQ 210/3390 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 106/1644 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 201/1597 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 167/221 81/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 7618843 m, 38127 m/sec, 42927113 t fired, .
[[35mlola[0m][.] 90 EF STEQ 215/3385 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 111/1639 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 206/1592 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 172/221 83/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 7841646 m, 44560 m/sec, 44254980 t fired, .
[[35mlola[0m][.] 90 EF STEQ 220/3380 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 116/1634 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 211/1587 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 177/221 85/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 8038547 m, 39380 m/sec, 45506153 t fired, .
[[35mlola[0m][.] 90 EF STEQ 225/3375 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 121/1629 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 216/1582 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 182/221 87/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 8204618 m, 33214 m/sec, 46731795 t fired, .
[[35mlola[0m][.] 90 EF STEQ 230/3370 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 126/1624 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 221/1577 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 187/221 88/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 8391289 m, 37334 m/sec, 48050047 t fired, .
[[35mlola[0m][.] 90 EF STEQ 235/3365 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 131/1619 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 226/1572 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 192/221 90/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 8594505 m, 40643 m/sec, 49352591 t fired, .
[[35mlola[0m][.] 90 EF STEQ 240/3360 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 136/1614 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 231/1567 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 197/221 92/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 8792057 m, 39510 m/sec, 50652773 t fired, .
[[35mlola[0m][.] 90 EF STEQ 245/3355 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 141/1609 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 236/1562 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 202/221 94/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 8981229 m, 37834 m/sec, 51809485 t fired, .
[[35mlola[0m][.] 90 EF STEQ 250/3350 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 146/1604 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 241/1557 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 207/221 96/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 9157567 m, 35267 m/sec, 53010984 t fired, .
[[35mlola[0m][.] 90 EF STEQ 255/3345 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 151/1599 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 246/1552 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 212/221 98/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 9327986 m, 34083 m/sec, 54235919 t fired, .
[[35mlola[0m][.] 90 EF STEQ 260/3340 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 156/1594 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 251/1547 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 217/221 100/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 9512249 m, 36852 m/sec, 55558737 t fired, .
[[35mlola[0m][.] 90 EF STEQ 265/3335 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 161/1589 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 256/1542 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 58 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 90 EF STEQ 270/3330 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 166/1584 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 261/1537 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 PolyORBLF-COL-S06J04T06-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 221 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 18
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 PolyORBLF-COL-S06J04T06-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 56
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 PolyORBLF-COL-S06J04T06-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 16
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 PolyORBLF-COL-S06J04T06-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 277 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 PolyORBLF-COL-S06J04T06-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 302 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 PolyORBLF-COL-S06J04T06-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 332 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 43
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 369 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-COL-S06J04T06-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 415 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 156
[[35mlola[0m][I] fired transitions : 197
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 475 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/475 7/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 554904 m, 110980 m/sec, 661570 t fired, .
[[35mlola[0m][.] 90 EF STEQ 275/3325 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 171/1579 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 266/1532 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/475 13/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 1088872 m, 106793 m/sec, 1339920 t fired, .
[[35mlola[0m][.] 90 EF STEQ 280/3320 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 176/1574 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 271/1527 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/475 19/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 1604770 m, 103179 m/sec, 2052437 t fired, .
[[35mlola[0m][.] 90 EF STEQ 285/3315 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 181/1569 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 276/1522 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/475 25/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 2115566 m, 102159 m/sec, 2746125 t fired, .
[[35mlola[0m][.] 90 EF STEQ 290/3310 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 186/1564 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 281/1517 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/475 30/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 2602679 m, 97422 m/sec, 3526546 t fired, .
[[35mlola[0m][.] 90 EF STEQ 295/3305 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 191/1559 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 286/1512 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 30/475 35/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 3087683 m, 97000 m/sec, 4291504 t fired, .
[[35mlola[0m][.] 90 EF STEQ 300/3300 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 196/1554 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 291/1507 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 35/475 40/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 3562804 m, 95024 m/sec, 5122643 t fired, .
[[35mlola[0m][.] 90 EF STEQ 305/3295 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 201/1549 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 296/1502 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 40/475 46/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 4043362 m, 96111 m/sec, 5887503 t fired, .
[[35mlola[0m][.] 90 EF STEQ 310/3290 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 206/1544 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 301/1497 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ 0 5 2 0 11 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 45/475 51/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 4514704 m, 94268 m/sec, 6705498 t fired, .
[[35mlola[0m][.] 90 EF STEQ 315/3285 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 92 EF STEQ 211/1539 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 306/1492 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 92 (type EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 84 (type FNDP) for 15 PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type FNDP) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 90 (type EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 3277 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 50/831 56/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 4982604 m, 93580 m/sec, 7492478 t fired, .
[[35mlola[0m][.] 58 CTL EXCL 2/3277 2/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 99380 m, -1882573 m/sec, 461841 t fired, .
[[35mlola[0m][.] 100 EF STEQ 311/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 55/831 60/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 5437577 m, 90994 m/sec, 8360602 t fired, .
[[35mlola[0m][.] 58 CTL EXCL 7/655 5/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 378885 m, 55901 m/sec, 1773436 t fired, .
[[35mlola[0m][.] 100 EF STEQ 316/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 58 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 60/831 65/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 5901459 m, 92776 m/sec, 9205781 t fired, .
[[35mlola[0m][.] 100 EF STEQ 321/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 65/831 70/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 6334428 m, 86593 m/sec, 10049615 t fired, .
[[35mlola[0m][.] 100 EF STEQ 326/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 70/831 74/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 6773343 m, 87783 m/sec, 10886322 t fired, .
[[35mlola[0m][.] 100 EF STEQ 331/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 75/831 79/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 7219169 m, 89165 m/sec, 11745455 t fired, .
[[35mlola[0m][.] 100 EF STEQ 336/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 80/831 83/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 7652037 m, 86573 m/sec, 12671358 t fired, .
[[35mlola[0m][.] 100 EF STEQ 341/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 85/831 87/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 8094832 m, 88559 m/sec, 13587173 t fired, .
[[35mlola[0m][.] 100 EF STEQ 346/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 90/831 92/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 8537907 m, 88615 m/sec, 14481586 t fired, .
[[35mlola[0m][.] 100 EF STEQ 351/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 95/831 96/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 8987347 m, 89888 m/sec, 15373697 t fired, .
[[35mlola[0m][.] 100 EF STEQ 356/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 100/831 101/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 9432604 m, 89051 m/sec, 16253206 t fired, .
[[35mlola[0m][.] 100 EF STEQ 361/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 105/831 106/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 9878102 m, 89099 m/sec, 17106866 t fired, .
[[35mlola[0m][.] 100 EF STEQ 366/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 110/831 108/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 10196850 m, 63749 m/sec, 18049779 t fired, .
[[35mlola[0m][.] 100 EF STEQ 371/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 115/831 113/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 10630030 m, 86636 m/sec, 18930673 t fired, .
[[35mlola[0m][.] 100 EF STEQ 376/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 120/831 117/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 11068948 m, 87783 m/sec, 19834001 t fired, .
[[35mlola[0m][.] 100 EF STEQ 381/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 125/831 121/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 11500108 m, 86232 m/sec, 20755707 t fired, .
[[35mlola[0m][.] 100 EF STEQ 386/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 130/831 126/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 11933767 m, 86731 m/sec, 21659537 t fired, .
[[35mlola[0m][.] 100 EF STEQ 391/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 135/831 130/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 12366238 m, 86494 m/sec, 22583220 t fired, .
[[35mlola[0m][.] 100 EF STEQ 396/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 140/831 134/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 12796682 m, 86088 m/sec, 23465501 t fired, .
[[35mlola[0m][.] 100 EF STEQ 401/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 145/831 138/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 13218660 m, 84395 m/sec, 24421113 t fired, .
[[35mlola[0m][.] 100 EF STEQ 406/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 150/831 142/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 13638394 m, 83946 m/sec, 25373358 t fired, .
[[35mlola[0m][.] 100 EF STEQ 411/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 155/831 147/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 14063323 m, 84985 m/sec, 26315395 t fired, .
[[35mlola[0m][.] 100 EF STEQ 416/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 160/831 151/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 14487502 m, 84835 m/sec, 27222674 t fired, .
[[35mlola[0m][.] 100 EF STEQ 421/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 165/831 155/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 14914716 m, 85442 m/sec, 28135156 t fired, .
[[35mlola[0m][.] 100 EF STEQ 426/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 170/831 159/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 15332439 m, 83544 m/sec, 29077695 t fired, .
[[35mlola[0m][.] 100 EF STEQ 431/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 175/831 163/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 15737307 m, 80973 m/sec, 29989678 t fired, .
[[35mlola[0m][.] 100 EF STEQ 436/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 180/831 167/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 16144330 m, 81404 m/sec, 30907105 t fired, .
[[35mlola[0m][.] 100 EF STEQ 441/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 185/831 171/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 16550122 m, 81158 m/sec, 31853819 t fired, .
[[35mlola[0m][.] 100 EF STEQ 446/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 190/831 174/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 16951872 m, 80350 m/sec, 32793678 t fired, .
[[35mlola[0m][.] 100 EF STEQ 451/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 195/831 178/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 17365000 m, 82625 m/sec, 33680649 t fired, .
[[35mlola[0m][.] 100 EF STEQ 456/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 200/831 182/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 17776276 m, 82255 m/sec, 34592392 t fired, .
[[35mlola[0m][.] 100 EF STEQ 461/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 205/831 186/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 18138656 m, 72476 m/sec, 35454698 t fired, .
[[35mlola[0m][.] 100 EF STEQ 466/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 210/831 189/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 18532398 m, 78748 m/sec, 36335017 t fired, .
[[35mlola[0m][.] 100 EF STEQ 471/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 215/831 193/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 18940291 m, 81578 m/sec, 37231843 t fired, .
[[35mlola[0m][.] 100 EF STEQ 476/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 220/831 197/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 19346328 m, 81207 m/sec, 38127316 t fired, .
[[35mlola[0m][.] 100 EF STEQ 481/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 225/831 201/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 19745595 m, 79853 m/sec, 39013131 t fired, .
[[35mlola[0m][.] 100 EF STEQ 486/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 230/831 205/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 20145097 m, 79900 m/sec, 39896838 t fired, .
[[35mlola[0m][.] 100 EF STEQ 491/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 235/831 209/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 20530367 m, 77054 m/sec, 40800825 t fired, .
[[35mlola[0m][.] 100 EF STEQ 496/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 240/831 212/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 20923095 m, 78545 m/sec, 41825443 t fired, .
[[35mlola[0m][.] 100 EF STEQ 501/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 245/831 216/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 21327977 m, 80976 m/sec, 42757220 t fired, .
[[35mlola[0m][.] 100 EF STEQ 506/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 250/831 220/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 21735762 m, 81557 m/sec, 43648607 t fired, .
[[35mlola[0m][.] 100 EF STEQ 511/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 255/831 223/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 22087686 m, 70384 m/sec, 44588847 t fired, .
[[35mlola[0m][.] 100 EF STEQ 516/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 260/831 226/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 22428555 m, 68173 m/sec, 45555397 t fired, .
[[35mlola[0m][.] 100 EF STEQ 521/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 265/831 230/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 22841093 m, 82507 m/sec, 46463140 t fired, .
[[35mlola[0m][.] 100 EF STEQ 526/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 270/831 234/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 23240706 m, 79922 m/sec, 47422336 t fired, .
[[35mlola[0m][.] 100 EF STEQ 531/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 275/831 238/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 23637717 m, 79402 m/sec, 48357302 t fired, .
[[35mlola[0m][.] 100 EF STEQ 536/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 280/831 241/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 23982492 m, 68955 m/sec, 49237534 t fired, .
[[35mlola[0m][.] 100 EF STEQ 541/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 285/831 244/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 24356245 m, 74750 m/sec, 50217981 t fired, .
[[35mlola[0m][.] 100 EF STEQ 546/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 290/831 247/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 24634375 m, 55626 m/sec, 51156074 t fired, .
[[35mlola[0m][.] 100 EF STEQ 551/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 295/831 250/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 24999019 m, 72928 m/sec, 52011547 t fired, .
[[35mlola[0m][.] 100 EF STEQ 556/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 300/831 254/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 25366123 m, 73420 m/sec, 52864348 t fired, .
[[35mlola[0m][.] 100 EF STEQ 561/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 305/831 257/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 25687098 m, 64195 m/sec, 53741786 t fired, .
[[35mlola[0m][.] 100 EF STEQ 566/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 310/831 259/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 25981853 m, 58951 m/sec, 54626155 t fired, .
[[35mlola[0m][.] 100 EF STEQ 571/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 315/831 263/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 26361903 m, 76010 m/sec, 55571280 t fired, .
[[35mlola[0m][.] 100 EF STEQ 576/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 320/831 265/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 26632020 m, 54023 m/sec, 56277298 t fired, .
[[35mlola[0m][.] 100 EF STEQ 581/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 325/831 269/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 26989219 m, 71439 m/sec, 57140848 t fired, .
[[35mlola[0m][.] 100 EF STEQ 586/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 330/831 272/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 27385091 m, 79174 m/sec, 58029008 t fired, .
[[35mlola[0m][.] 100 EF STEQ 591/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 335/831 276/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 27765481 m, 76078 m/sec, 59036118 t fired, .
[[35mlola[0m][.] 100 EF STEQ 596/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 340/831 279/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 28078776 m, 62659 m/sec, 59947623 t fired, .
[[35mlola[0m][.] 100 EF STEQ 601/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 345/831 282/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 28464753 m, 77195 m/sec, 60867916 t fired, .
[[35mlola[0m][.] 100 EF STEQ 606/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 350/831 285/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 28763574 m, 59764 m/sec, 61752265 t fired, .
[[35mlola[0m][.] 100 EF STEQ 611/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 355/831 288/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 29114756 m, 70236 m/sec, 62578428 t fired, .
[[35mlola[0m][.] 100 EF STEQ 616/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 360/831 291/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 29410531 m, 59155 m/sec, 63269774 t fired, .
[[35mlola[0m][.] 100 EF STEQ 621/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 365/831 294/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 29765056 m, 70905 m/sec, 64198006 t fired, .
[[35mlola[0m][.] 100 EF STEQ 626/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 370/831 297/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 30092525 m, 65493 m/sec, 65122042 t fired, .
[[35mlola[0m][.] 100 EF STEQ 631/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 375/831 301/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 30480022 m, 77499 m/sec, 66043399 t fired, .
[[35mlola[0m][.] 100 EF STEQ 636/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 380/831 303/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 30736347 m, 51265 m/sec, 66936819 t fired, .
[[35mlola[0m][.] 100 EF STEQ 641/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 385/831 306/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 31064676 m, 65665 m/sec, 67833729 t fired, .
[[35mlola[0m][.] 100 EF STEQ 646/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 390/831 309/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 31413183 m, 69701 m/sec, 68790921 t fired, .
[[35mlola[0m][.] 100 EF STEQ 651/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 395/831 313/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 31807859 m, 78935 m/sec, 69742319 t fired, .
[[35mlola[0m][.] 100 EF STEQ 656/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 400/831 316/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 32189934 m, 76415 m/sec, 70722317 t fired, .
[[35mlola[0m][.] 100 EF STEQ 661/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 405/831 320/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 32577462 m, 77505 m/sec, 71694626 t fired, .
[[35mlola[0m][.] 100 EF STEQ 666/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 410/831 323/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 32955996 m, 75706 m/sec, 72663567 t fired, .
[[35mlola[0m][.] 100 EF STEQ 671/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 415/831 327/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 33344295 m, 77659 m/sec, 73615287 t fired, .
[[35mlola[0m][.] 100 EF STEQ 676/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 420/831 329/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 33534795 m, 38100 m/sec, 74069450 t fired, .
[[35mlola[0m][.] 100 EF STEQ 681/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 425/831 330/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 33719614 m, 36963 m/sec, 74547934 t fired, .
[[35mlola[0m][.] 100 EF STEQ 686/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 430/831 333/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 34008133 m, 57703 m/sec, 75215756 t fired, .
[[35mlola[0m][.] 100 EF STEQ 691/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 435/831 337/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 34410935 m, 80560 m/sec, 76100567 t fired, .
[[35mlola[0m][.] 100 EF STEQ 696/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 440/831 340/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 34763615 m, 70536 m/sec, 77017888 t fired, .
[[35mlola[0m][.] 100 EF STEQ 701/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 445/831 343/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 35116783 m, 70633 m/sec, 77907907 t fired, .
[[35mlola[0m][.] 100 EF STEQ 706/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 450/831 347/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 35478929 m, 72429 m/sec, 78754458 t fired, .
[[35mlola[0m][.] 100 EF STEQ 711/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 455/831 350/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 35795499 m, 63314 m/sec, 79630439 t fired, .
[[35mlola[0m][.] 100 EF STEQ 716/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 460/831 353/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 36151386 m, 71177 m/sec, 80489316 t fired, .
[[35mlola[0m][.] 100 EF STEQ 721/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 465/831 356/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 36490415 m, 67805 m/sec, 81361785 t fired, .
[[35mlola[0m][.] 100 EF STEQ 726/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 470/831 359/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 36777141 m, 57345 m/sec, 82230524 t fired, .
[[35mlola[0m][.] 100 EF STEQ 731/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 475/831 362/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 37141289 m, 72829 m/sec, 83147794 t fired, .
[[35mlola[0m][.] 100 EF STEQ 736/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 480/831 365/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 37502656 m, 72273 m/sec, 84108385 t fired, .
[[35mlola[0m][.] 100 EF STEQ 741/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 485/831 369/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 37865447 m, 72558 m/sec, 85017454 t fired, .
[[35mlola[0m][.] 100 EF STEQ 746/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 490/831 372/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 38252001 m, 77310 m/sec, 85991231 t fired, .
[[35mlola[0m][.] 100 EF STEQ 751/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 495/831 375/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 38618644 m, 73328 m/sec, 86915397 t fired, .
[[35mlola[0m][.] 100 EF STEQ 756/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 500/831 378/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 38897811 m, 55833 m/sec, 87815532 t fired, .
[[35mlola[0m][.] 100 EF STEQ 761/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 505/831 381/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 39236072 m, 67652 m/sec, 88691367 t fired, .
[[35mlola[0m][.] 100 EF STEQ 766/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 510/831 384/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 39595591 m, 71903 m/sec, 89561885 t fired, .
[[35mlola[0m][.] 100 EF STEQ 771/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 515/831 388/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 39958530 m, 72587 m/sec, 90454080 t fired, .
[[35mlola[0m][.] 100 EF STEQ 776/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 520/831 392/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 40352612 m, 78816 m/sec, 91330969 t fired, .
[[35mlola[0m][.] 100 EF STEQ 781/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 525/831 395/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 40731052 m, 75688 m/sec, 92276510 t fired, .
[[35mlola[0m][.] 100 EF STEQ 786/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 530/831 399/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 41111765 m, 76142 m/sec, 93225623 t fired, .
[[35mlola[0m][.] 100 EF STEQ 791/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 535/831 402/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 41487919 m, 75230 m/sec, 94192442 t fired, .
[[35mlola[0m][.] 100 EF STEQ 796/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 540/831 405/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 41795544 m, 61525 m/sec, 95091191 t fired, .
[[35mlola[0m][.] 100 EF STEQ 801/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 545/831 408/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 42102544 m, 61400 m/sec, 95974282 t fired, .
[[35mlola[0m][.] 100 EF STEQ 806/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 550/831 411/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 42481451 m, 75781 m/sec, 96936655 t fired, .
[[35mlola[0m][.] 100 EF STEQ 811/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 555/831 415/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 42868143 m, 77338 m/sec, 97866495 t fired, .
[[35mlola[0m][.] 100 EF STEQ 816/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 560/831 418/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 43254307 m, 77232 m/sec, 98833156 t fired, .
[[35mlola[0m][.] 100 EF STEQ 821/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 565/831 421/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 43614205 m, 71979 m/sec, 99796157 t fired, .
[[35mlola[0m][.] 100 EF STEQ 826/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 570/831 425/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 43998513 m, 76861 m/sec, 100727985 t fired, .
[[35mlola[0m][.] 100 EF STEQ 831/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 575/831 428/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 44362640 m, 72825 m/sec, 101663215 t fired, .
[[35mlola[0m][.] 100 EF STEQ 836/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 580/831 431/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 44699652 m, 67402 m/sec, 102502245 t fired, .
[[35mlola[0m][.] 100 EF STEQ 841/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 585/831 433/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 44910625 m, 42194 m/sec, 103089284 t fired, .
[[35mlola[0m][.] 100 EF STEQ 846/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 590/831 435/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 45145285 m, 46932 m/sec, 103698946 t fired, .
[[35mlola[0m][.] 100 EF STEQ 851/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 595/831 438/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 45379932 m, 46929 m/sec, 104212989 t fired, .
[[35mlola[0m][.] 100 EF STEQ 856/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 600/831 441/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 45725983 m, 69210 m/sec, 105089857 t fired, .
[[35mlola[0m][.] 100 EF STEQ 861/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 605/831 444/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 46042079 m, 63219 m/sec, 105923269 t fired, .
[[35mlola[0m][.] 100 EF STEQ 866/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 610/831 447/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 46358632 m, 63310 m/sec, 106840367 t fired, .
[[35mlola[0m][.] 100 EF STEQ 871/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 615/831 450/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 46733751 m, 75023 m/sec, 107780841 t fired, .
[[35mlola[0m][.] 100 EF STEQ 876/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 620/831 453/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 47094577 m, 72165 m/sec, 108733838 t fired, .
[[35mlola[0m][.] 100 EF STEQ 881/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 625/831 456/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 47424285 m, 65941 m/sec, 109541501 t fired, .
[[35mlola[0m][.] 100 EF STEQ 886/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 630/831 459/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 47743102 m, 63763 m/sec, 110387600 t fired, .
[[35mlola[0m][.] 100 EF STEQ 891/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 635/831 463/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 48087737 m, 68927 m/sec, 111197865 t fired, .
[[35mlola[0m][.] 100 EF STEQ 896/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 640/831 466/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 48439297 m, 70312 m/sec, 112066575 t fired, .
[[35mlola[0m][.] 100 EF STEQ 901/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 645/831 469/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 48788494 m, 69839 m/sec, 112914881 t fired, .
[[35mlola[0m][.] 100 EF STEQ 906/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 650/831 473/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 49153547 m, 73010 m/sec, 113779142 t fired, .
[[35mlola[0m][.] 100 EF STEQ 911/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 655/831 475/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 49452712 m, 59833 m/sec, 114454260 t fired, .
[[35mlola[0m][.] 100 EF STEQ 916/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 660/831 478/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 49746275 m, 58712 m/sec, 115195883 t fired, .
[[35mlola[0m][.] 100 EF STEQ 921/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 665/831 481/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 50110376 m, 72820 m/sec, 116137271 t fired, .
[[35mlola[0m][.] 100 EF STEQ 926/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 670/831 485/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 50496164 m, 77157 m/sec, 117064701 t fired, .
[[35mlola[0m][.] 100 EF STEQ 931/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 675/831 488/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 50867069 m, 74181 m/sec, 118012671 t fired, .
[[35mlola[0m][.] 100 EF STEQ 936/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 680/831 492/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 51246252 m, 75836 m/sec, 118968254 t fired, .
[[35mlola[0m][.] 100 EF STEQ 941/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 685/831 493/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 51412564 m, 33262 m/sec, 119427137 t fired, .
[[35mlola[0m][.] 100 EF STEQ 946/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 690/831 495/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 51599293 m, 37345 m/sec, 119856385 t fired, .
[[35mlola[0m][.] 100 EF STEQ 951/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 695/831 497/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 51853615 m, 50864 m/sec, 120492813 t fired, .
[[35mlola[0m][.] 100 EF STEQ 956/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 700/831 500/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 52180474 m, 65371 m/sec, 121309523 t fired, .
[[35mlola[0m][.] 100 EF STEQ 961/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 705/831 503/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 52488310 m, 61567 m/sec, 122149670 t fired, .
[[35mlola[0m][.] 100 EF STEQ 966/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 710/831 506/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 52812597 m, 64857 m/sec, 122978104 t fired, .
[[35mlola[0m][.] 100 EF STEQ 971/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 715/831 509/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 53126282 m, 62737 m/sec, 123821325 t fired, .
[[35mlola[0m][.] 100 EF STEQ 976/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 720/831 512/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 53438229 m, 62389 m/sec, 124648521 t fired, .
[[35mlola[0m][.] 100 EF STEQ 981/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 725/831 515/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 53727745 m, 57903 m/sec, 125488356 t fired, .
[[35mlola[0m][.] 100 EF STEQ 986/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 730/831 517/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 54046302 m, 63711 m/sec, 126361589 t fired, .
[[35mlola[0m][.] 100 EF STEQ 991/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 735/831 521/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 54417348 m, 74209 m/sec, 127298742 t fired, .
[[35mlola[0m][.] 100 EF STEQ 996/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 740/831 524/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 54735540 m, 63638 m/sec, 128250898 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1001/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 745/831 527/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 55082746 m, 69441 m/sec, 129213860 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1006/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 750/831 530/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 55447936 m, 73038 m/sec, 130182158 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1011/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 755/831 533/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 55783028 m, 67018 m/sec, 131017912 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1016/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 760/831 535/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 56042847 m, 51963 m/sec, 131674092 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1021/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 765/831 538/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 56306191 m, 52668 m/sec, 132332283 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1026/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 770/831 541/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 56677147 m, 74191 m/sec, 133207866 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1031/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 775/831 545/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 57039613 m, 72493 m/sec, 134165707 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1036/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 780/831 547/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 57361720 m, 64421 m/sec, 135098187 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1041/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 785/831 551/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 57732671 m, 74190 m/sec, 136061177 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1046/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 790/831 554/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 58091891 m, 71844 m/sec, 137000472 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1051/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 795/831 557/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 58457120 m, 73045 m/sec, 137949341 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1056/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 800/831 561/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 58824286 m, 73433 m/sec, 138904368 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1061/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 805/831 564/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 59190780 m, 73298 m/sec, 139894150 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1066/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 810/831 567/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 59536303 m, 69104 m/sec, 140857533 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1071/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 815/831 570/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 59893111 m, 71361 m/sec, 141862320 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1076/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 820/831 573/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 60252003 m, 71778 m/sec, 142839227 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1081/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 825/831 577/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 60624674 m, 74534 m/sec, 143783142 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1086/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 830/831 580/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 60999749 m, 75015 m/sec, 144747962 t fired, .
[[35mlola[0m][.] 100 EF STEQ 1091/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 100 EF STEQ 1096/3586 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 94 (type EXCL) for 51 PolyORBLF-COL-S06J04T06-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 830 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-COL-S06J04T06-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 2490 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 94 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 53
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 100 (type EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-13 (obsolete)
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-COL-S06J04T06-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 1242 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 2485 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 5/2485 5/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 500395 m, 100079 m/sec, 1454433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 10/2485 10/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 1004834 m, 100887 m/sec, 2955932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 15/2485 14/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 1486957 m, 96424 m/sec, 4455531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 20/2485 18/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 1991184 m, 100845 m/sec, 5940207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 25/2485 23/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 2490472 m, 99857 m/sec, 7422358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 30/2485 27/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 2973253 m, 96556 m/sec, 8921237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 35/2485 32/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 3471807 m, 99710 m/sec, 10400038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 40/2485 36/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 3974476 m, 100533 m/sec, 11878804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 45/2485 41/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 4447039 m, 94512 m/sec, 13364387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 50/2485 45/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 4953958 m, 101383 m/sec, 14847534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 55/2485 50/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 5422227 m, 93653 m/sec, 16330437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 60/2485 54/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 5927451 m, 101044 m/sec, 17829918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 638
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 65/2485 58/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 6410699 m, 96649 m/sec, 19287103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S06J04T06-CTLFireability-2024-13: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S06J04T06-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S06J04T06-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 70/2485 63/2000 PolyORBLF-COL-S06J04T06-CTLFireability-2024-12 6856397 m, 89139 m/sec, 20797627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7072162
[[35mlola[0m][I] fired transitions : 21752418
[[35mlola[0m][I] time used : 74
[[35mlola[0m][I] memory pages used : 65
[[35mlola[0m][I] Portfolio finished: no open tasks 16

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-COL-S06J04T06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PolyORBLF-COL-S06J04T06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654447700178"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-COL-S06J04T06.tgz
mv PolyORBLF-COL-S06J04T06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;