About the Execution of LoLA for PolyORBLF-COL-S04J04T10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1041798.00 | 0.00 | 0.00 | ????FFF??TT??F?? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654447600140.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PolyORBLF-COL-S04J04T10, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654447600140
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 608K
-rw-r--r-- 1 mcc users 10K Apr 11 17:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K Apr 11 17:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Apr 11 17:11 CTLFireability.txt
-rw-r--r-- 1 mcc users 67K Apr 11 17:11 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K Apr 23 07:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 23 07:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 17:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 98K Apr 11 17:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Apr 11 17:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Apr 11 17:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 154K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-00
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-01
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-02
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-03
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-04
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-05
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-06
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-07
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-08
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-09
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-10
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-11
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-12
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-13
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-14
FORMULA_NAME PolyORBLF-COL-S04J04T10-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717052552522
FORMULA PolyORBLF-COL-S04J04T10-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T10-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T10-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T10-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T10-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T10-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717053594320
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 870, Transitions: 5034
[[35mlola[0m][W] findlow criterion violated for transition 59
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/CNST) for 12 PolyORBLF-COL-S04J04T10-LTLFireability-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/CNST) for PolyORBLF-COL-S04J04T10-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 15 (type CNST) for 12 PolyORBLF-COL-S04J04T10-LTLFireability-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][W] CANCELED task # 15 (type CNST) for PolyORBLF-COL-S04J04T10-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 15 (type CNST) for PolyORBLF-COL-S04J04T10-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][W] findlow criterion violated for transition 38
[[35mlola[0m][W] findlow criterion violated for transition 60
[*** LOG ERROR #0001 ***] [2024-05-30 07:02:33] [status_logger] string pointer is null
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 66 PolyORBLF-COL-S04J04T10-LTLFireability-14
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 66 PolyORBLF-COL-S04J04T10-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] LAUNCH task # 79 (type FNDP) for 22 PolyORBLF-COL-S04J04T10-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 22 PolyORBLF-COL-S04J04T10-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][I] FINISHED task # 79 (type FNDP) for PolyORBLF-COL-S04J04T10-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 80 (type EQUN) for PolyORBLF-COL-S04J04T10-LTLFireability-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 83 (type FNDP) for 55 PolyORBLF-COL-S04J04T10-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 55 PolyORBLF-COL-S04J04T10-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type FNDP) for PolyORBLF-COL-S04J04T10-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 84 (type EQUN) for PolyORBLF-COL-S04J04T10-LTLFireability-13 (obsolete)
[[35mlola[0m][W] findlow criterion violated for transition 23
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for PolyORBLF-COL-S04J04T10-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][W] findlow criterion violated for transition 9
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 3/189 1/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 28449 m, 5689 m/sec, 33550 t fired, .
[[35mlola[0m][.] 77 EF STEQ 3/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for 16 clusters
[[35mlola[0m][I] Time for checking findlow: 7
[[35mlola[0m][I] LAUNCH task # 87 (type SKEL/SRCH) for 45 PolyORBLF-COL-S04J04T10-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 86 (type SKEL/SRCH) for 3 PolyORBLF-COL-S04J04T10-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 87 (type SKEL/SRCH) for PolyORBLF-COL-S04J04T10-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 86 (type SRCH) for PolyORBLF-COL-S04J04T10-LTLFireability-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 8/239 1/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 67972 m, 7904 m/sec, 84448 t fired, .
[[35mlola[0m][.] 77 EF STEQ 8/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 13/239 2/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 127198 m, 11845 m/sec, 158714 t fired, .
[[35mlola[0m][.] 77 EF STEQ 13/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 18/239 3/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 183180 m, 11196 m/sec, 239003 t fired, .
[[35mlola[0m][.] 77 EF STEQ 18/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for PolyORBLF-COL-S04J04T10-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 23/239 4/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 241082 m, 11580 m/sec, 313667 t fired, .
[[35mlola[0m][.] 77 EF STEQ 23/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 28/239 4/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 298426 m, 11468 m/sec, 386315 t fired, .
[[35mlola[0m][.] 77 EF STEQ 28/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 33/239 5/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 350136 m, 10342 m/sec, 461777 t fired, .
[[35mlola[0m][.] 77 EF STEQ 33/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 38/239 6/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 401477 m, 10268 m/sec, 535657 t fired, .
[[35mlola[0m][.] 77 EF STEQ 38/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 43/239 7/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 456320 m, 10968 m/sec, 614536 t fired, .
[[35mlola[0m][.] 77 EF STEQ 43/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 48/239 7/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 505688 m, 9873 m/sec, 686302 t fired, .
[[35mlola[0m][.] 77 EF STEQ 48/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 53/239 8/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 556312 m, 10124 m/sec, 758860 t fired, .
[[35mlola[0m][.] 77 EF STEQ 53/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 58/239 9/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 609877 m, 10713 m/sec, 831262 t fired, .
[[35mlola[0m][.] 77 EF STEQ 58/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 63/239 9/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 662207 m, 10466 m/sec, 904780 t fired, .
[[35mlola[0m][.] 77 EF STEQ 63/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 68/239 10/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 715910 m, 10740 m/sec, 977638 t fired, .
[[35mlola[0m][.] 77 EF STEQ 68/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 73/239 11/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 761488 m, 9115 m/sec, 1055295 t fired, .
[[35mlola[0m][.] 77 EF STEQ 73/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 78/239 11/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 808745 m, 9451 m/sec, 1126137 t fired, .
[[35mlola[0m][.] 77 EF STEQ 78/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 83/239 12/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 857096 m, 9670 m/sec, 1198344 t fired, .
[[35mlola[0m][.] 77 EF STEQ 83/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 88/239 12/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 902741 m, 9129 m/sec, 1266656 t fired, .
[[35mlola[0m][.] 77 EF STEQ 88/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 93/239 13/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 944584 m, 8368 m/sec, 1336714 t fired, .
[[35mlola[0m][.] 77 EF STEQ 93/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 98/239 13/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 977680 m, 6619 m/sec, 1402988 t fired, .
[[35mlola[0m][.] 77 EF STEQ 98/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 103/239 14/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1024346 m, 9333 m/sec, 1474348 t fired, .
[[35mlola[0m][.] 77 EF STEQ 103/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 108/239 14/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1069237 m, 8978 m/sec, 1542813 t fired, .
[[35mlola[0m][.] 77 EF STEQ 108/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 113/239 15/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1107324 m, 7617 m/sec, 1617473 t fired, .
[[35mlola[0m][.] 77 EF STEQ 113/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 118/239 15/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1145151 m, 7565 m/sec, 1692912 t fired, .
[[35mlola[0m][.] 77 EF STEQ 118/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 123/239 16/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1183014 m, 7572 m/sec, 1761069 t fired, .
[[35mlola[0m][.] 77 EF STEQ 123/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 128/239 16/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1242111 m, 11819 m/sec, 1834725 t fired, .
[[35mlola[0m][.] 77 EF STEQ 128/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 133/239 17/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1293018 m, 10181 m/sec, 1910726 t fired, .
[[35mlola[0m][.] 77 EF STEQ 133/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 138/239 18/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1351842 m, 11764 m/sec, 1991165 t fired, .
[[35mlola[0m][.] 77 EF STEQ 138/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 143/239 19/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1411181 m, 11867 m/sec, 2075785 t fired, .
[[35mlola[0m][.] 77 EF STEQ 143/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 148/239 19/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1468723 m, 11508 m/sec, 2160708 t fired, .
[[35mlola[0m][.] 77 EF STEQ 148/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 153/239 20/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1524746 m, 11204 m/sec, 2246842 t fired, .
[[35mlola[0m][.] 77 EF STEQ 153/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 158/239 21/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1580936 m, 11238 m/sec, 2333322 t fired, .
[[35mlola[0m][.] 77 EF STEQ 158/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 163/239 22/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1641796 m, 12172 m/sec, 2417743 t fired, .
[[35mlola[0m][.] 77 EF STEQ 163/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 168/239 22/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1696354 m, 10911 m/sec, 2497148 t fired, .
[[35mlola[0m][.] 77 EF STEQ 168/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 173/239 23/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1745839 m, 9897 m/sec, 2580893 t fired, .
[[35mlola[0m][.] 77 EF STEQ 173/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 178/239 24/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1798508 m, 10533 m/sec, 2660215 t fired, .
[[35mlola[0m][.] 77 EF STEQ 178/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 183/239 24/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1845746 m, 9447 m/sec, 2737602 t fired, .
[[35mlola[0m][.] 77 EF STEQ 183/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 188/239 25/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1888432 m, 8537 m/sec, 2817731 t fired, .
[[35mlola[0m][.] 77 EF STEQ 188/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 193/239 25/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1939976 m, 10308 m/sec, 2895950 t fired, .
[[35mlola[0m][.] 77 EF STEQ 193/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 198/239 26/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 1978550 m, 7714 m/sec, 2974319 t fired, .
[[35mlola[0m][.] 77 EF STEQ 198/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 203/239 26/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 2017126 m, 7715 m/sec, 3052817 t fired, .
[[35mlola[0m][.] 77 EF STEQ 203/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 208/239 27/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 2078317 m, 12238 m/sec, 3138977 t fired, .
[[35mlola[0m][.] 77 EF STEQ 208/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 213/239 28/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 2135811 m, 11498 m/sec, 3225550 t fired, .
[[35mlola[0m][.] 77 EF STEQ 213/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 218/239 28/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 2188889 m, 10615 m/sec, 3305343 t fired, .
[[35mlola[0m][.] 77 EF STEQ 218/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 223/239 29/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 2236405 m, 9503 m/sec, 3381157 t fired, .
[[35mlola[0m][.] 77 EF STEQ 223/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 228/239 30/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 2283487 m, 9416 m/sec, 3456870 t fired, .
[[35mlola[0m][.] 77 EF STEQ 228/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 233/239 30/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 2333166 m, 9935 m/sec, 3532448 t fired, .
[[35mlola[0m][.] 77 EF STEQ 233/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 EG EXCL 238/239 31/2000 PolyORBLF-COL-S04J04T10-LTLFireability-14 2380457 m, 9458 m/sec, 3612883 t fired, .
[[35mlola[0m][.] 77 EF STEQ 238/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 74 (type EXCL) for PolyORBLF-COL-S04J04T10-LTLFireability-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 1 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EF STEQ 243/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 PolyORBLF-COL-S04J04T10-LTLFireability-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 66 PolyORBLF-COL-S04J04T10-LTLFireability-14
[[35mlola[0m][I] time limit : 3354 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 5/239 1/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 77533 m, 15506 m/sec, 860622 t fired, .
[[35mlola[0m][.] 74 EG EXCL 4/3354 1/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 47468 m, -466597 m/sec, 55664 t fired, .
[[35mlola[0m][.] 77 EF STEQ 248/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 10/239 2/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 176509 m, 19795 m/sec, 2266280 t fired, .
[[35mlola[0m][.] 74 EG EXCL 9/223 2/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 114712 m, 13448 m/sec, 140012 t fired, .
[[35mlola[0m][.] 77 EF STEQ 253/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 16/239 2/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 268326 m, 18363 m/sec, 3579602 t fired, .
[[35mlola[0m][.] 74 EG EXCL 15/223 3/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 163553 m, 9768 m/sec, 211862 t fired, .
[[35mlola[0m][.] 77 EF STEQ 259/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 21/239 3/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 378058 m, 21946 m/sec, 4954642 t fired, .
[[35mlola[0m][.] 74 EG EXCL 20/223 4/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 227395 m, 12768 m/sec, 295475 t fired, .
[[35mlola[0m][.] 77 EF STEQ 264/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 26/239 4/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 480473 m, 20483 m/sec, 6354261 t fired, .
[[35mlola[0m][.] 74 EG EXCL 25/223 4/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 292185 m, 12958 m/sec, 377808 t fired, .
[[35mlola[0m][.] 77 EF STEQ 269/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 31/239 5/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 581178 m, 20141 m/sec, 7754051 t fired, .
[[35mlola[0m][.] 74 EG EXCL 30/223 5/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 348127 m, 11188 m/sec, 459035 t fired, .
[[35mlola[0m][.] 77 EF STEQ 274/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 74 (type EXCL) for PolyORBLF-COL-S04J04T10-LTLFireability-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 36/239 5/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 676445 m, 19053 m/sec, 9060497 t fired, .
[[35mlola[0m][.] 77 EF STEQ 279/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 41/239 6/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 782648 m, 21240 m/sec, 10430664 t fired, .
[[35mlola[0m][.] 77 EF STEQ 284/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 46/239 7/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 870163 m, 17503 m/sec, 11832355 t fired, .
[[35mlola[0m][.] 77 EF STEQ 289/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 51/239 7/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 974770 m, 20921 m/sec, 13230125 t fired, .
[[35mlola[0m][.] 77 EF STEQ 294/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 56/239 8/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 1080825 m, 21211 m/sec, 14619734 t fired, .
[[35mlola[0m][.] 77 EF STEQ 299/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 61/239 9/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 1183104 m, 20455 m/sec, 16004352 t fired, .
[[35mlola[0m][.] 77 EF STEQ 304/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 66/239 9/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 1275556 m, 18490 m/sec, 17395645 t fired, .
[[35mlola[0m][.] 77 EF STEQ 309/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 71/239 10/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 1385445 m, 21977 m/sec, 18781455 t fired, .
[[35mlola[0m][.] 77 EF STEQ 314/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 76/239 11/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 1490345 m, 20980 m/sec, 20165384 t fired, .
[[35mlola[0m][.] 77 EF STEQ 319/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 81/239 12/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 1589016 m, 19734 m/sec, 21542716 t fired, .
[[35mlola[0m][.] 77 EF STEQ 324/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 86/239 12/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 1683036 m, 18804 m/sec, 22917984 t fired, .
[[35mlola[0m][.] 77 EF STEQ 329/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 91/239 13/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 1787032 m, 20799 m/sec, 24308991 t fired, .
[[35mlola[0m][.] 77 EF STEQ 334/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 96/239 14/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 1884204 m, 19434 m/sec, 25691287 t fired, .
[[35mlola[0m][.] 77 EF STEQ 339/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 101/239 14/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 1974562 m, 18071 m/sec, 26986584 t fired, .
[[35mlola[0m][.] 77 EF STEQ 344/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 106/239 15/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 2074509 m, 19989 m/sec, 28212656 t fired, .
[[35mlola[0m][.] 77 EF STEQ 349/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 111/239 16/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 2156966 m, 16491 m/sec, 29392310 t fired, .
[[35mlola[0m][.] 77 EF STEQ 354/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 116/239 16/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 2243905 m, 17387 m/sec, 30578041 t fired, .
[[35mlola[0m][.] 77 EF STEQ 359/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 121/239 17/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 2335893 m, 18397 m/sec, 31788927 t fired, .
[[35mlola[0m][.] 77 EF STEQ 364/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 126/239 18/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 2430876 m, 18996 m/sec, 33109721 t fired, .
[[35mlola[0m][.] 77 EF STEQ 369/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 131/239 18/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 2524122 m, 18649 m/sec, 34442641 t fired, .
[[35mlola[0m][.] 77 EF STEQ 374/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 136/239 19/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 2600451 m, 15265 m/sec, 35817474 t fired, .
[[35mlola[0m][.] 77 EF STEQ 379/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 141/239 19/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 2698795 m, 19668 m/sec, 37161588 t fired, .
[[35mlola[0m][.] 77 EF STEQ 384/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 146/239 20/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 2793981 m, 19037 m/sec, 38519071 t fired, .
[[35mlola[0m][.] 77 EF STEQ 389/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 151/239 21/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 2888894 m, 18982 m/sec, 39872219 t fired, .
[[35mlola[0m][.] 77 EF STEQ 394/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 156/239 21/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 2996440 m, 21509 m/sec, 41218253 t fired, .
[[35mlola[0m][.] 77 EF STEQ 399/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 161/239 22/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 3095866 m, 19885 m/sec, 42573849 t fired, .
[[35mlola[0m][.] 77 EF STEQ 404/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 166/239 23/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 3192066 m, 19240 m/sec, 43953085 t fired, .
[[35mlola[0m][.] 77 EF STEQ 409/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 171/239 24/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 3294482 m, 20483 m/sec, 45317992 t fired, .
[[35mlola[0m][.] 77 EF STEQ 414/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 176/239 24/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 3400834 m, 21270 m/sec, 46691910 t fired, .
[[35mlola[0m][.] 77 EF STEQ 419/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 181/239 25/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 3487044 m, 17242 m/sec, 48085630 t fired, .
[[35mlola[0m][.] 77 EF STEQ 424/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 186/239 26/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 3592059 m, 21003 m/sec, 49475564 t fired, .
[[35mlola[0m][.] 77 EF STEQ 429/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 191/239 26/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 3697358 m, 21059 m/sec, 50855307 t fired, .
[[35mlola[0m][.] 77 EF STEQ 434/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 196/239 27/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 3797565 m, 20041 m/sec, 52208446 t fired, .
[[35mlola[0m][.] 77 EF STEQ 439/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 201/239 28/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 3889164 m, 18319 m/sec, 53582380 t fired, .
[[35mlola[0m][.] 77 EF STEQ 444/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 206/239 28/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 3997505 m, 21668 m/sec, 54935428 t fired, .
[[35mlola[0m][.] 77 EF STEQ 449/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 211/239 29/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 4094521 m, 19403 m/sec, 56263695 t fired, .
[[35mlola[0m][.] 77 EF STEQ 454/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 216/239 30/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 4192893 m, 19674 m/sec, 57620513 t fired, .
[[35mlola[0m][.] 77 EF STEQ 459/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 221/239 30/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 4288224 m, 19066 m/sec, 58986793 t fired, .
[[35mlola[0m][.] 77 EF STEQ 464/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 226/239 31/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 4387709 m, 19897 m/sec, 60353178 t fired, .
[[35mlola[0m][.] 77 EF STEQ 469/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 231/239 32/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 4486613 m, 19780 m/sec, 61739541 t fired, .
[[35mlola[0m][.] 77 EF STEQ 474/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 236/239 33/2000 PolyORBLF-COL-S04J04T10-LTLFireability-15 4586747 m, 20026 m/sec, 63113591 t fired, .
[[35mlola[0m][.] 77 EF STEQ 479/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 70 (type EXCL) for PolyORBLF-COL-S04J04T10-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EF STEQ 484/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 45 PolyORBLF-COL-S04J04T10-LTLFireability-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 PolyORBLF-COL-S04J04T10-LTLFireability-15
[[35mlola[0m][I] time limit : 3114 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for PolyORBLF-COL-S04J04T10-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 5/239 1/5 PolyORBLF-COL-S04J04T10-LTLFireability-15 112139 m, -894921 m/sec, 1365300 t fired, .
[[35mlola[0m][.] 77 EF STEQ 489/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 10/239 2/5 PolyORBLF-COL-S04J04T10-LTLFireability-15 217629 m, 21098 m/sec, 2760359 t fired, .
[[35mlola[0m][.] 77 EF STEQ 494/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 15/239 3/5 PolyORBLF-COL-S04J04T10-LTLFireability-15 314761 m, 19426 m/sec, 4134988 t fired, .
[[35mlola[0m][.] 77 EF STEQ 499/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 20/239 3/5 PolyORBLF-COL-S04J04T10-LTLFireability-15 410225 m, 19092 m/sec, 5507405 t fired, .
[[35mlola[0m][.] 77 EF STEQ 504/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 25/239 4/5 PolyORBLF-COL-S04J04T10-LTLFireability-15 518409 m, 21636 m/sec, 6866090 t fired, .
[[35mlola[0m][.] 77 EF STEQ 509/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 30/239 5/5 PolyORBLF-COL-S04J04T10-LTLFireability-15 617152 m, 19748 m/sec, 8212040 t fired, .
[[35mlola[0m][.] 77 EF STEQ 514/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 70 (type EXCL) for PolyORBLF-COL-S04J04T10-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EF STEQ 519/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 PolyORBLF-COL-S04J04T10-LTLFireability-10
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for PolyORBLF-COL-S04J04T10-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 PolyORBLF-COL-S04J04T10-LTLFireability-09
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for PolyORBLF-COL-S04J04T10-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 15
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 29 PolyORBLF-COL-S04J04T10-LTLFireability-07
[[35mlola[0m][I] time limit : 307 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for PolyORBLF-COL-S04J04T10-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 PolyORBLF-COL-S04J04T10-LTLFireability-05
[[35mlola[0m][I] time limit : 342 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for PolyORBLF-COL-S04J04T10-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 573
[[35mlola[0m][I] fired transitions : 573
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-COL-S04J04T10-LTLFireability-02
[[35mlola[0m][I] time limit : 384 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/384 15/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 803324 m, 160664 m/sec, 945331 t fired, .
[[35mlola[0m][.] 77 EF STEQ 524/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/384 28/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 1531106 m, 145556 m/sec, 1843872 t fired, .
[[35mlola[0m][.] 77 EF STEQ 529/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/384 36/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 1956466 m, 85072 m/sec, 2395600 t fired, .
[[35mlola[0m][.] 77 EF STEQ 534/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/384 47/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 2577227 m, 124152 m/sec, 3230201 t fired, .
[[35mlola[0m][.] 77 EF STEQ 539/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 25/384 59/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 3236727 m, 131900 m/sec, 4079501 t fired, .
[[35mlola[0m][.] 77 EF STEQ 544/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 30/384 71/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 3891527 m, 130960 m/sec, 4998069 t fired, .
[[35mlola[0m][.] 77 EF STEQ 549/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 35/384 83/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 4531929 m, 128080 m/sec, 5862331 t fired, .
[[35mlola[0m][.] 77 EF STEQ 554/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 40/384 95/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 5192358 m, 132085 m/sec, 6804776 t fired, .
[[35mlola[0m][.] 77 EF STEQ 559/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 45/384 106/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 5816494 m, 124827 m/sec, 7773011 t fired, .
[[35mlola[0m][.] 77 EF STEQ 564/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 50/384 115/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 6286149 m, 93931 m/sec, 8896650 t fired, .
[[35mlola[0m][.] 77 EF STEQ 569/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 55/384 120/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 6588297 m, 60429 m/sec, 9642972 t fired, .
[[35mlola[0m][.] 77 EF STEQ 574/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 60/384 125/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 6875969 m, 57534 m/sec, 10350691 t fired, .
[[35mlola[0m][.] 77 EF STEQ 579/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 65/384 130/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 7194999 m, 63806 m/sec, 11145992 t fired, .
[[35mlola[0m][.] 77 EF STEQ 584/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 70/384 138/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 7642020 m, 89404 m/sec, 12274583 t fired, .
[[35mlola[0m][.] 77 EF STEQ 589/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 75/384 151/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 8336965 m, 138989 m/sec, 13123198 t fired, .
[[35mlola[0m][.] 77 EF STEQ 594/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 80/384 160/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 8836195 m, 99846 m/sec, 13802820 t fired, .
[[35mlola[0m][.] 77 EF STEQ 599/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 85/384 173/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 9530399 m, 138840 m/sec, 14667544 t fired, .
[[35mlola[0m][.] 77 EF STEQ 604/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 90/384 184/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 10163647 m, 126649 m/sec, 15545249 t fired, .
[[35mlola[0m][.] 77 EF STEQ 609/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 95/384 193/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 10684129 m, 104096 m/sec, 16528226 t fired, .
[[35mlola[0m][.] 77 EF STEQ 614/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 100/384 201/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 11189705 m, 101115 m/sec, 17531883 t fired, .
[[35mlola[0m][.] 77 EF STEQ 619/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 105/384 210/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 11693085 m, 100676 m/sec, 18156659 t fired, .
[[35mlola[0m][.] 77 EF STEQ 624/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 110/384 218/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 12135303 m, 88443 m/sec, 18724087 t fired, .
[[35mlola[0m][.] 77 EF STEQ 629/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 115/384 227/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 12668171 m, 106573 m/sec, 19578273 t fired, .
[[35mlola[0m][.] 77 EF STEQ 634/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 120/384 237/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 13223629 m, 111091 m/sec, 20642252 t fired, .
[[35mlola[0m][.] 77 EF STEQ 639/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 125/384 244/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 13649839 m, 85242 m/sec, 21486023 t fired, .
[[35mlola[0m][.] 77 EF STEQ 644/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 130/384 250/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 14044485 m, 78929 m/sec, 22231434 t fired, .
[[35mlola[0m][.] 77 EF STEQ 649/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 135/384 256/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 14408392 m, 72781 m/sec, 22950032 t fired, .
[[35mlola[0m][.] 77 EF STEQ 654/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 140/384 268/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 15114190 m, 141159 m/sec, 23943258 t fired, .
[[35mlola[0m][.] 77 EF STEQ 659/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 145/384 281/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 15842900 m, 145742 m/sec, 24865071 t fired, .
[[35mlola[0m][.] 77 EF STEQ 664/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 150/384 294/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 16517992 m, 135018 m/sec, 25782670 t fired, .
[[35mlola[0m][.] 77 EF STEQ 669/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 155/384 301/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 16933455 m, 83092 m/sec, 26358190 t fired, .
[[35mlola[0m][.] 77 EF STEQ 674/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 160/384 309/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 17344846 m, 82278 m/sec, 26935292 t fired, .
[[35mlola[0m][.] 77 EF STEQ 679/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 165/384 317/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 17817723 m, 94575 m/sec, 27651813 t fired, .
[[35mlola[0m][.] 77 EF STEQ 684/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 170/384 328/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 18411965 m, 118848 m/sec, 28514277 t fired, .
[[35mlola[0m][.] 77 EF STEQ 689/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 175/384 336/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 18825470 m, 82701 m/sec, 29539181 t fired, .
[[35mlola[0m][.] 77 EF STEQ 694/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 180/384 340/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 19090301 m, 52966 m/sec, 30206146 t fired, .
[[35mlola[0m][.] 77 EF STEQ 699/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 185/384 345/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 19347441 m, 51428 m/sec, 30865470 t fired, .
[[35mlola[0m][.] 77 EF STEQ 704/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 190/384 349/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 19616993 m, 53910 m/sec, 31562036 t fired, .
[[35mlola[0m][.] 77 EF STEQ 709/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 195/384 357/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 20047386 m, 86078 m/sec, 32672990 t fired, .
[[35mlola[0m][.] 77 EF STEQ 714/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 200/384 368/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 20678664 m, 126255 m/sec, 33652980 t fired, .
[[35mlola[0m][.] 77 EF STEQ 719/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 205/384 380/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 21307982 m, 125863 m/sec, 34493596 t fired, .
[[35mlola[0m][.] 77 EF STEQ 724/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 210/384 390/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 21883423 m, 115088 m/sec, 35266154 t fired, .
[[35mlola[0m][.] 77 EF STEQ 729/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 215/384 395/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 22201658 m, 63647 m/sec, 35865646 t fired, .
[[35mlola[0m][.] 77 EF STEQ 734/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 220/384 401/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 22512026 m, 62073 m/sec, 36470721 t fired, .
[[35mlola[0m][.] 77 EF STEQ 739/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 225/384 409/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 22981837 m, 93962 m/sec, 37255599 t fired, .
[[35mlola[0m][.] 77 EF STEQ 744/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 230/384 420/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 23633610 m, 130354 m/sec, 38136792 t fired, .
[[35mlola[0m][.] 77 EF STEQ 749/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 235/384 427/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 24043218 m, 81921 m/sec, 38919953 t fired, .
[[35mlola[0m][.] 77 EF STEQ 754/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 240/384 432/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 24350307 m, 61417 m/sec, 39543000 t fired, .
[[35mlola[0m][.] 77 EF STEQ 759/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 245/384 438/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 24675815 m, 65101 m/sec, 40191379 t fired, .
[[35mlola[0m][.] 77 EF STEQ 764/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 250/384 445/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 25140732 m, 92983 m/sec, 41111856 t fired, .
[[35mlola[0m][.] 77 EF STEQ 769/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 255/384 457/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 25819220 m, 135697 m/sec, 42068603 t fired, .
[[35mlola[0m][.] 77 EF STEQ 774/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 260/384 469/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 26481975 m, 132551 m/sec, 42984406 t fired, .
[[35mlola[0m][.] 77 EF STEQ 779/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 265/384 479/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 27049407 m, 113486 m/sec, 43816389 t fired, .
[[35mlola[0m][.] 77 EF STEQ 784/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 270/384 487/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 27441840 m, 78486 m/sec, 44414414 t fired, .
[[35mlola[0m][.] 77 EF STEQ 789/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 275/384 493/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 27779587 m, 67549 m/sec, 45060010 t fired, .
[[35mlola[0m][.] 77 EF STEQ 794/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 280/384 499/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 28163415 m, 76765 m/sec, 46051034 t fired, .
[[35mlola[0m][.] 77 EF STEQ 799/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 285/384 506/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 28544891 m, 76295 m/sec, 47059575 t fired, .
[[35mlola[0m][.] 77 EF STEQ 804/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 290/384 513/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 28933281 m, 77678 m/sec, 48091804 t fired, .
[[35mlola[0m][.] 77 EF STEQ 809/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 295/384 519/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 29278352 m, 69014 m/sec, 49020820 t fired, .
[[35mlola[0m][.] 77 EF STEQ 814/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 654
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 300/384 526/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 29682795 m, 80888 m/sec, 49623911 t fired, .
[[35mlola[0m][.] 77 EF STEQ 819/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 305/384 535/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 30201743 m, 103789 m/sec, 50329863 t fired, .
[[35mlola[0m][.] 77 EF STEQ 824/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 310/384 545/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 30751246 m, 109900 m/sec, 51246015 t fired, .
[[35mlola[0m][.] 77 EF STEQ 829/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 681
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 315/384 553/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 31250964 m, 99943 m/sec, 52186284 t fired, .
[[35mlola[0m][.] 77 EF STEQ 834/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 320/384 564/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 31835849 m, 116977 m/sec, 53061598 t fired, .
[[35mlola[0m][.] 77 EF STEQ 839/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 325/384 572/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 32313589 m, 95548 m/sec, 54029636 t fired, .
[[35mlola[0m][.] 77 EF STEQ 844/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 710
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 330/384 577/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 32650432 m, 67368 m/sec, 54695826 t fired, .
[[35mlola[0m][.] 77 EF STEQ 849/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 715
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 335/384 582/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 32971944 m, 64302 m/sec, 55374471 t fired, .
[[35mlola[0m][.] 77 EF STEQ 854/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 721
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 340/384 595/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 33660311 m, 137673 m/sec, 56321415 t fired, .
[[35mlola[0m][.] 77 EF STEQ 859/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 735
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 345/384 606/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 34260397 m, 120017 m/sec, 57270736 t fired, .
[[35mlola[0m][.] 77 EF STEQ 864/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 747
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 350/384 611/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 34570358 m, 61992 m/sec, 58020879 t fired, .
[[35mlola[0m][.] 77 EF STEQ 869/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 752
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 355/384 616/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 34841627 m, 54253 m/sec, 58748458 t fired, .
[[35mlola[0m][.] 77 EF STEQ 874/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 758
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 360/384 621/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 35136027 m, 58880 m/sec, 59546073 t fired, .
[[35mlola[0m][.] 77 EF STEQ 879/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 764
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 365/384 628/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 35554881 m, 83770 m/sec, 60683638 t fired, .
[[35mlola[0m][.] 77 EF STEQ 884/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 771
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 370/384 636/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 35996360 m, 88295 m/sec, 61804541 t fired, .
[[35mlola[0m][.] 77 EF STEQ 889/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 780
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 375/384 648/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 36655859 m, 131899 m/sec, 62745796 t fired, .
[[35mlola[0m][.] 77 EF STEQ 894/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 792
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 380/384 657/2000 PolyORBLF-COL-S04J04T10-LTLFireability-02 37194665 m, 107761 m/sec, 63809400 t fired, .
[[35mlola[0m][.] 77 EF STEQ 899/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 802
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for PolyORBLF-COL-S04J04T10-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EF STEQ 904/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 809
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-COL-S04J04T10-LTLFireability-01
[[35mlola[0m][I] time limit : 384 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-COL-S04J04T10-LTLFireability-02
[[35mlola[0m][I] time limit : 2694 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for PolyORBLF-COL-S04J04T10-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/384 6/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 488127 m, 97625 m/sec, 535443 t fired, .
[[35mlola[0m][.] 77 EF STEQ 909/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 819
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/384 14/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 1210413 m, 144457 m/sec, 1359405 t fired, .
[[35mlola[0m][.] 77 EF STEQ 914/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 824
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/384 22/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 1911982 m, 140313 m/sec, 2160027 t fired, .
[[35mlola[0m][.] 77 EF STEQ 919/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 833
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/384 30/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 2594291 m, 136461 m/sec, 2955625 t fired, .
[[35mlola[0m][.] 77 EF STEQ 924/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 842
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/384 38/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 3269696 m, 135081 m/sec, 3743568 t fired, .
[[35mlola[0m][.] 77 EF STEQ 929/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 850
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/384 45/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 3943690 m, 134798 m/sec, 4530974 t fired, .
[[35mlola[0m][.] 77 EF STEQ 934/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 858
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/384 54/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 4649604 m, 141182 m/sec, 5327801 t fired, .
[[35mlola[0m][.] 77 EF STEQ 939/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 868
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/384 61/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 5307500 m, 131579 m/sec, 6105057 t fired, .
[[35mlola[0m][.] 77 EF STEQ 944/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 875
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/384 68/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 5922012 m, 122902 m/sec, 6826293 t fired, .
[[35mlola[0m][.] 77 EF STEQ 949/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 883
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/384 74/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 6502490 m, 116095 m/sec, 7506564 t fired, .
[[35mlola[0m][.] 77 EF STEQ 954/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 889
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/384 81/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 7100079 m, 119517 m/sec, 8186385 t fired, .
[[35mlola[0m][.] 77 EF STEQ 959/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 897
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/384 88/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 7687001 m, 117384 m/sec, 8868477 t fired, .
[[35mlola[0m][.] 77 EF STEQ 964/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 904
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/384 94/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 8253453 m, 113290 m/sec, 9542031 t fired, .
[[35mlola[0m][.] 77 EF STEQ 969/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 911
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/384 101/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 8818633 m, 113036 m/sec, 10218200 t fired, .
[[35mlola[0m][.] 77 EF STEQ 974/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 918
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/384 107/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 9387094 m, 113692 m/sec, 10895965 t fired, .
[[35mlola[0m][.] 77 EF STEQ 979/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 925
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/384 114/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 9983824 m, 119346 m/sec, 11616348 t fired, .
[[35mlola[0m][.] 77 EF STEQ 984/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 932
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/384 120/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 10541698 m, 111574 m/sec, 12286733 t fired, .
[[35mlola[0m][.] 77 EF STEQ 989/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 939
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/384 126/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 11111436 m, 113947 m/sec, 12972008 t fired, .
[[35mlola[0m][.] 77 EF STEQ 994/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 945
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/384 133/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 11692837 m, 116280 m/sec, 13675097 t fired, .
[[35mlola[0m][.] 77 EF STEQ 999/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 953
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/384 139/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 12282191 m, 117870 m/sec, 14381479 t fired, .
[[35mlola[0m][.] 77 EF STEQ 1004/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 959
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/384 146/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 12855670 m, 114695 m/sec, 15082947 t fired, .
[[35mlola[0m][.] 77 EF STEQ 1009/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 967
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/384 152/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 13474017 m, 123669 m/sec, 15837594 t fired, .
[[35mlola[0m][.] 77 EF STEQ 1014/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 973
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/384 159/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 14040478 m, 113292 m/sec, 16535171 t fired, .
[[35mlola[0m][.] 77 EF STEQ 1019/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 981
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/384 164/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 14531471 m, 98198 m/sec, 17129108 t fired, .
[[35mlola[0m][.] 77 EF STEQ 1024/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 986
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/384 171/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 15105243 m, 114754 m/sec, 17818795 t fired, .
[[35mlola[0m][.] 77 EF STEQ 1029/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 994
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-04: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T10-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T10-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-07: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-14: F 0 0 1 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T10-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/384 175/2000 PolyORBLF-COL-S04J04T10-LTLFireability-01 15537851 m, 86521 m/sec, 18352309 t fired, .
[[35mlola[0m][.] 77 EF STEQ 1034/3598 0/5 PolyORBLF-COL-S04J04T10-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 998
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 414 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-COL-S04J04T10"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PolyORBLF-COL-S04J04T10, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654447600140"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-COL-S04J04T10.tgz
mv PolyORBLF-COL-S04J04T10 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;