About the Execution of LoLA for PolyORBLF-COL-S04J04T08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1372138.00 | 0.00 | 0.00 | F??F?TTTT????FTT | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654447600129.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
........................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PolyORBLF-COL-S04J04T08, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654447600129
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 624K
-rw-r--r-- 1 mcc users 7.4K Apr 11 16:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Apr 11 16:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Apr 11 16:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Apr 11 16:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K Apr 23 07:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 07:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 23 07:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 17:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Apr 11 17:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 17:00 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Apr 11 17:00 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 154K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-00
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-03
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-05
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-06
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-07
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-08
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-13
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-14
FORMULA_NAME PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717052006252
FORMULA PolyORBLF-COL-S04J04T08-CTLCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T08-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T08-CTLCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T08-CTLCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T08-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T08-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T08-CTLCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T08-CTLCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717053378390
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/FNDP) for 49 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/EQUN) for 49 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 49 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/FNDP) for 33 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/FNDP) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 82 (type SKEL/FNDP) for 49 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type SKEL/FNDP) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/FNDP) for 49 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] Places: 712, Transitions: 4012
[[35mlola[0m][W] findlow criterion violated for transition 59
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/EQUN) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 70 (type FNDP) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15 (obsolete)
[[35mlola[0m][W] CANCELED task # 72 (type SRCH) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/EQUN) for 49 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/SRCH) for 49 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/FNDP) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/EQUN) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 78 (type FNDP) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15 (obsolete)
[[35mlola[0m][W] CANCELED task # 80 (type SRCH) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15 (obsolete)
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/FNDP) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][W] findlow criterion violated for transition 38
[[35mlola[0m][W] findlow criterion violated for transition 60
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][W] findlow criterion violated for transition 23
[[35mlola[0m][W] findlow criterion violated for transition 9
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ 0 0 0 0 6 0 0 4
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for 16 clusters
[[35mlola[0m][I] Time for checking findlow: 6
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ 1 0 0 0 6 0 0 4
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 85 (type SKEL/SRCH) for 49 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ 0 0 1 0 6 0 0 4
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 85 CTL SRCH 0/3479 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 85 (type SKEL/SRCH) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 36 (type CNST) for 33 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 36 (type CNST) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 60 (type CNST) for 49 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 60 (type CNST) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-30 06:55:27] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 386 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 434 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 86 (type EXCL) for 6 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 496 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 6 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 94 (type EQUN) for 40 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 94 (type EQUN) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 4/496 1/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 71159 m, 14231 m/sec, 97698 t fired, .
[[35mlola[0m][.] 89 EF STEQ 4/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 9/496 2/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 149005 m, 15569 m/sec, 213741 t fired, .
[[35mlola[0m][.] 89 EF STEQ 9/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 14/496 3/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 231062 m, 16411 m/sec, 329771 t fired, .
[[35mlola[0m][.] 89 EF STEQ 14/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 19/496 4/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 310930 m, 15973 m/sec, 446189 t fired, .
[[35mlola[0m][.] 89 EF STEQ 19/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 24/496 5/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 382297 m, 14273 m/sec, 556967 t fired, .
[[35mlola[0m][.] 89 EF STEQ 24/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 29/496 5/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 445391 m, 12618 m/sec, 663520 t fired, .
[[35mlola[0m][.] 89 EF STEQ 29/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 34/496 6/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 510596 m, 13041 m/sec, 770041 t fired, .
[[35mlola[0m][.] 89 EF STEQ 34/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 39/496 7/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 574143 m, 12709 m/sec, 878976 t fired, .
[[35mlola[0m][.] 89 EF STEQ 39/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 44/496 8/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 649755 m, 15122 m/sec, 999160 t fired, .
[[35mlola[0m][.] 89 EF STEQ 44/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 49/496 8/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 722171 m, 14483 m/sec, 1111752 t fired, .
[[35mlola[0m][.] 89 EF STEQ 49/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 54/496 9/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 794173 m, 14400 m/sec, 1228405 t fired, .
[[35mlola[0m][.] 89 EF STEQ 54/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 59/496 10/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 859865 m, 13138 m/sec, 1338512 t fired, .
[[35mlola[0m][.] 89 EF STEQ 59/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 64/496 11/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 919446 m, 11916 m/sec, 1447834 t fired, .
[[35mlola[0m][.] 89 EF STEQ 64/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 69/496 11/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 991702 m, 14451 m/sec, 1572472 t fired, .
[[35mlola[0m][.] 89 EF STEQ 69/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 74/496 12/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1063477 m, 14355 m/sec, 1695007 t fired, .
[[35mlola[0m][.] 89 EF STEQ 74/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 79/496 13/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1131319 m, 13568 m/sec, 1808027 t fired, .
[[35mlola[0m][.] 89 EF STEQ 79/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 84/496 13/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1191594 m, 12055 m/sec, 1925547 t fired, .
[[35mlola[0m][.] 89 EF STEQ 84/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 89/496 14/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1254142 m, 12509 m/sec, 2042285 t fired, .
[[35mlola[0m][.] 89 EF STEQ 89/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 94/496 15/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1311098 m, 11391 m/sec, 2149828 t fired, .
[[35mlola[0m][.] 89 EF STEQ 94/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 99/496 15/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1371028 m, 11986 m/sec, 2269366 t fired, .
[[35mlola[0m][.] 89 EF STEQ 99/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 104/496 16/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1425887 m, 10971 m/sec, 2389588 t fired, .
[[35mlola[0m][.] 89 EF STEQ 104/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 109/496 17/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1492495 m, 13321 m/sec, 2510733 t fired, .
[[35mlola[0m][.] 89 EF STEQ 109/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 114/496 17/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1563020 m, 14105 m/sec, 2615656 t fired, .
[[35mlola[0m][.] 89 EF STEQ 114/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 119/496 18/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1633788 m, 14153 m/sec, 2723479 t fired, .
[[35mlola[0m][.] 89 EF STEQ 119/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 124/496 19/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1713620 m, 15966 m/sec, 2838701 t fired, .
[[35mlola[0m][.] 89 EF STEQ 124/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 129/496 20/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1789917 m, 15259 m/sec, 2953555 t fired, .
[[35mlola[0m][.] 89 EF STEQ 129/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 134/496 21/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1860230 m, 14062 m/sec, 3062580 t fired, .
[[35mlola[0m][.] 89 EF STEQ 134/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 139/496 21/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1922118 m, 12377 m/sec, 3168771 t fired, .
[[35mlola[0m][.] 89 EF STEQ 139/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 144/496 22/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 1980228 m, 11622 m/sec, 3273384 t fired, .
[[35mlola[0m][.] 89 EF STEQ 144/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 149/496 23/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2052403 m, 14435 m/sec, 3388498 t fired, .
[[35mlola[0m][.] 89 EF STEQ 149/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 154/496 24/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2127850 m, 15089 m/sec, 3508452 t fired, .
[[35mlola[0m][.] 89 EF STEQ 154/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 159/496 24/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2201236 m, 14677 m/sec, 3628196 t fired, .
[[35mlola[0m][.] 89 EF STEQ 159/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 164/496 25/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2269269 m, 13606 m/sec, 3739543 t fired, .
[[35mlola[0m][.] 89 EF STEQ 164/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 169/496 26/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2330700 m, 12286 m/sec, 3848472 t fired, .
[[35mlola[0m][.] 89 EF STEQ 169/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 174/496 26/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2394720 m, 12804 m/sec, 3963659 t fired, .
[[35mlola[0m][.] 89 EF STEQ 174/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 179/496 27/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2465722 m, 14200 m/sec, 4087993 t fired, .
[[35mlola[0m][.] 89 EF STEQ 179/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 184/496 28/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2534193 m, 13694 m/sec, 4204238 t fired, .
[[35mlola[0m][.] 89 EF STEQ 184/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 189/496 29/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2593550 m, 11871 m/sec, 4316873 t fired, .
[[35mlola[0m][.] 89 EF STEQ 189/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 194/496 29/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2660879 m, 13465 m/sec, 4446024 t fired, .
[[35mlola[0m][.] 89 EF STEQ 194/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 2 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 199/496 30/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2725488 m, 12921 m/sec, 4563617 t fired, .
[[35mlola[0m][.] 89 EF STEQ 199/3478 0/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 89 (type EQUN) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 204/496 31/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2788127 m, 12527 m/sec, 4693184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 209/496 31/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2849442 m, 12263 m/sec, 4824822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 214/496 32/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2918311 m, 13773 m/sec, 4953989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 219/496 33/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 2994898 m, 15317 m/sec, 5068832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 224/496 34/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3073375 m, 15695 m/sec, 5183741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 229/496 35/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3151858 m, 15696 m/sec, 5298066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 234/496 35/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3223853 m, 14399 m/sec, 5411761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 239/496 36/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3289805 m, 13190 m/sec, 5517295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 244/496 37/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3353142 m, 12667 m/sec, 5623644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 249/496 37/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3408087 m, 10989 m/sec, 5727245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 254/496 38/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3483294 m, 15041 m/sec, 5845467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 259/496 39/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3557263 m, 14793 m/sec, 5963969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 264/496 40/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3628754 m, 14298 m/sec, 6081652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 269/496 40/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3692351 m, 12719 m/sec, 6189632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 274/496 41/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3753417 m, 12213 m/sec, 6298411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 279/496 42/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3819992 m, 13315 m/sec, 6416643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 284/496 43/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3890353 m, 14072 m/sec, 6538800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 289/496 43/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 3955277 m, 12984 m/sec, 6651774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 294/496 44/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4016232 m, 12191 m/sec, 6767191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 299/496 45/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4082520 m, 13257 m/sec, 6893431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 304/496 45/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4140831 m, 11662 m/sec, 7004377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 309/496 46/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4195987 m, 11031 m/sec, 7116031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 314/496 46/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4249587 m, 10720 m/sec, 7233767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 319/496 47/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4311269 m, 12336 m/sec, 7349642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 324/496 48/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4378247 m, 13395 m/sec, 7450978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 329/496 48/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4445286 m, 13407 m/sec, 7557577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 334/496 49/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4521628 m, 15268 m/sec, 7671759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 339/496 50/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4594898 m, 14654 m/sec, 7787144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 344/496 51/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4663140 m, 13648 m/sec, 7893441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 349/496 52/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4723995 m, 12171 m/sec, 7998002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 354/496 52/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4782963 m, 11793 m/sec, 8102547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 359/496 53/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4851592 m, 13725 m/sec, 8214400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 364/496 54/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4922845 m, 14250 m/sec, 8332692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 369/496 54/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 4996558 m, 14742 m/sec, 8449620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 374/496 55/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5063196 m, 13327 m/sec, 8559852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 379/496 56/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5123916 m, 12144 m/sec, 8667648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 384/496 56/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5185869 m, 12390 m/sec, 8779662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 389/496 57/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5255961 m, 14018 m/sec, 8901570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 394/496 58/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5321994 m, 13206 m/sec, 9015834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 399/496 59/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5380780 m, 11757 m/sec, 9126428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 404/496 59/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5447232 m, 13290 m/sec, 9252125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 409/496 60/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5504808 m, 11515 m/sec, 9357410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 414/496 60/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5560515 m, 11141 m/sec, 9468351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 419/496 61/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5617514 m, 11399 m/sec, 9588566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 424/496 62/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5679188 m, 12334 m/sec, 9715793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 429/496 62/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5752049 m, 14572 m/sec, 9830936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 434/496 63/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5823155 m, 14221 m/sec, 9945274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 439/496 64/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5893021 m, 13973 m/sec, 10054236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 444/496 65/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 5960182 m, 13432 m/sec, 10163304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 449/496 65/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 6018816 m, 11726 m/sec, 10261727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 454/496 66/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 6073012 m, 10839 m/sec, 10351890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 459/496 67/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 6131362 m, 11670 m/sec, 10448932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 464/496 67/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 6183686 m, 10464 m/sec, 10550212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 469/496 68/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 6250499 m, 13362 m/sec, 10666138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 474/496 69/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 6311041 m, 12108 m/sec, 10770558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 479/496 69/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 6371998 m, 12191 m/sec, 10878626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 484/496 70/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 6429060 m, 11412 m/sec, 10980797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 489/496 70/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 6481980 m, 10584 m/sec, 11074207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 494/496 71/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 6536018 m, 10807 m/sec, 11171045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 86 (type EXCL) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 1 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ 0 1 0 0 2 0 0 2
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 33 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 496 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 86 (type EXCL) for 6 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 2979 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 534
[[35mlola[0m][I] fired transitions : 534
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 5/496 1/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 76480 m, -1291907 m/sec, 105025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 10/496 2/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 150909 m, 14885 m/sec, 216287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 15/496 3/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 233709 m, 16560 m/sec, 333921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 20/496 4/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 309422 m, 15142 m/sec, 444231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 25/496 5/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 380534 m, 14222 m/sec, 554377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 EG EXCL 30/496 5/5 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 440410 m, 11975 m/sec, 654709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 86 (type EXCL) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 588 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for PolyORBLF-COL-S04J04T08-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7976
[[35mlola[0m][I] fired transitions : 11637
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 736 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 5/736 9/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 694891 m, 138978 m/sec, 948462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 10/736 18/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 1379226 m, 136867 m/sec, 1929495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 15/736 26/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 1995904 m, 123335 m/sec, 2842961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 20/736 33/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 2592886 m, 119396 m/sec, 3751614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 25/736 40/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 3218379 m, 125098 m/sec, 4709390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 30/736 47/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 3803601 m, 117044 m/sec, 5625652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 35/736 54/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 4387923 m, 116864 m/sec, 6562069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 40/736 61/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 4951293 m, 112674 m/sec, 7456369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 45/736 68/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 5534220 m, 116585 m/sec, 8394204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 50/736 75/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 6113893 m, 115934 m/sec, 9333053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 55/736 82/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 6679925 m, 113206 m/sec, 10262502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 60/736 88/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 7239061 m, 111827 m/sec, 11186698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 65/736 95/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 7792814 m, 110750 m/sec, 12111617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 70/736 101/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 8337205 m, 108878 m/sec, 13024590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 75/736 107/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 8862312 m, 105021 m/sec, 13909234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 80/736 114/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 9440669 m, 115671 m/sec, 14892270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 85/736 121/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 10033566 m, 118579 m/sec, 15902494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 90/736 127/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 10618889 m, 117064 m/sec, 16900105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 95/736 134/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 11193898 m, 115001 m/sec, 17895246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 100/736 141/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 11775497 m, 116319 m/sec, 18897956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 105/736 147/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 12349990 m, 114898 m/sec, 19892665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 110/736 153/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 12876927 m, 105387 m/sec, 20811758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 115/736 159/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 13375593 m, 99733 m/sec, 21680168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 120/736 165/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 13866116 m, 98104 m/sec, 22547736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 125/736 170/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 14358277 m, 98432 m/sec, 23414322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 130/736 176/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 14885671 m, 105478 m/sec, 24341095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 135/736 183/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 15438142 m, 110494 m/sec, 25335970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 140/736 189/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 15991712 m, 110714 m/sec, 26327634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 145/736 195/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 16549575 m, 111572 m/sec, 27320175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 150/736 202/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 17108501 m, 111785 m/sec, 28321561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 155/736 208/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 17660325 m, 110364 m/sec, 29319099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 160/736 214/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 18207538 m, 109442 m/sec, 30309527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 165/736 220/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 18760093 m, 110511 m/sec, 31308332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 170/736 227/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 19310046 m, 109990 m/sec, 32303988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 175/736 233/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 19861402 m, 110271 m/sec, 33296551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 180/736 239/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 20406300 m, 108979 m/sec, 34291578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 185/736 245/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 20954356 m, 109611 m/sec, 35289641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 190/736 251/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 21502346 m, 109598 m/sec, 36281998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 195/736 258/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 22053930 m, 110316 m/sec, 37276007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 200/736 264/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 22596399 m, 108493 m/sec, 38257199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 205/736 270/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 23143607 m, 109441 m/sec, 39253969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 210/736 276/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 23685104 m, 108299 m/sec, 40250059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 215/736 282/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 24226941 m, 108367 m/sec, 41244304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 220/736 288/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 24764586 m, 107529 m/sec, 42235874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 225/736 294/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 25308570 m, 108796 m/sec, 43229834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 230/736 300/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 25848414 m, 107968 m/sec, 44223458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 235/736 306/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 26377648 m, 105846 m/sec, 45213776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 240/736 312/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 26855880 m, 95646 m/sec, 46104994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 245/736 317/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 27326676 m, 94159 m/sec, 46976597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 250/736 323/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 27820769 m, 98818 m/sec, 47893057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 255/736 328/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 28327074 m, 101261 m/sec, 48843192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 260/736 334/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 28855753 m, 105735 m/sec, 49830529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 265/736 340/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 29386021 m, 106053 m/sec, 50816582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 270/736 346/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 29918907 m, 106577 m/sec, 51806708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 275/736 352/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 30448427 m, 105904 m/sec, 52801730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 280/736 358/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 30975633 m, 105441 m/sec, 53797580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 285/736 364/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 31504045 m, 105682 m/sec, 54788532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 290/736 370/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 32037425 m, 106676 m/sec, 55778359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 295/736 376/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 32566947 m, 105904 m/sec, 56769928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 300/736 381/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 33091644 m, 104939 m/sec, 57760985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 305/736 387/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 33618101 m, 105291 m/sec, 58752888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 310/736 393/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 34145120 m, 105403 m/sec, 59744471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 315/736 399/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 34665995 m, 104175 m/sec, 60734715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 320/736 405/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 35193417 m, 105484 m/sec, 61731130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 325/736 411/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 35715539 m, 104424 m/sec, 62723138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 330/736 417/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 36241702 m, 105232 m/sec, 63711627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 335/736 422/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 36768206 m, 105300 m/sec, 64698692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 340/736 428/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 37286534 m, 103665 m/sec, 65684862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 345/736 434/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 37814291 m, 105551 m/sec, 66672835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 350/736 440/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 38333270 m, 103795 m/sec, 67659217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 355/736 446/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 38852877 m, 103921 m/sec, 68650363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 360/736 452/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 39379716 m, 105367 m/sec, 69641659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 365/736 457/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 39900817 m, 104220 m/sec, 70632329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 370/736 463/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 40409411 m, 101718 m/sec, 71617171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 375/736 469/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 40927756 m, 103669 m/sec, 72609008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 380/736 474/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 41445222 m, 103493 m/sec, 73599926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 385/736 480/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 41962694 m, 103494 m/sec, 74585624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 390/736 486/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 42482093 m, 103879 m/sec, 75576473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 395/736 492/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 43000246 m, 103630 m/sec, 76575285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 400/736 497/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 43515114 m, 102973 m/sec, 77569451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 405/736 503/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 44034416 m, 103860 m/sec, 78559908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 410/736 509/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 44552681 m, 103653 m/sec, 79545417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 415/736 515/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 45070054 m, 103474 m/sec, 80539661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 420/736 520/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 45580764 m, 102142 m/sec, 81515792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 425/736 525/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 46028690 m, 89585 m/sec, 82385840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 430/736 531/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 46494099 m, 93081 m/sec, 83272867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 435/736 536/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 46966394 m, 94459 m/sec, 84183114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 440/736 541/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 47471534 m, 101028 m/sec, 85152247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 445/736 547/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 47983753 m, 102443 m/sec, 86136424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 450/736 553/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 48488762 m, 101001 m/sec, 87121514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 455/736 558/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 49004095 m, 103066 m/sec, 88111858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 460/736 564/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 49511084 m, 101397 m/sec, 89095848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 465/736 570/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 50020882 m, 101959 m/sec, 90077076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 470/736 575/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 50534565 m, 102736 m/sec, 91064077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 475/736 581/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 51046887 m, 102464 m/sec, 92055107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 480/736 586/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 51553552 m, 101333 m/sec, 93030288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 485/736 592/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 52065980 m, 102485 m/sec, 94014152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 490/736 598/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 52570769 m, 100957 m/sec, 94998394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 495/736 603/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 53042327 m, 94311 m/sec, 95913986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 500/736 608/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 53484627 m, 88460 m/sec, 96769723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 505/736 613/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 53928465 m, 88767 m/sec, 97631536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 510/736 618/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 54371635 m, 88634 m/sec, 98489316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 515/736 623/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 54848223 m, 95317 m/sec, 99408089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 520/736 628/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 55349893 m, 100334 m/sec, 100385566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 525/736 634/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 55851430 m, 100307 m/sec, 101367763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 530/736 639/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 56352909 m, 100295 m/sec, 102350019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 535/736 645/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 56851754 m, 99769 m/sec, 103333533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 540/736 650/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 57354348 m, 100518 m/sec, 104318615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 545/736 656/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 57852039 m, 99538 m/sec, 105301425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 550/736 661/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 58356808 m, 100953 m/sec, 106288005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 555/736 667/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 58855666 m, 99771 m/sec, 107264069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 560/736 672/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 59359170 m, 100700 m/sec, 108249043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 565/736 678/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 59862400 m, 100646 m/sec, 109230939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 570/736 683/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 60322023 m, 91924 m/sec, 110137923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 575/736 688/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 60760575 m, 87710 m/sec, 110991143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 580/736 693/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 61192470 m, 86379 m/sec, 111846414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 585/736 697/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 61628871 m, 87280 m/sec, 112702706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 697
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 590/736 702/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 62066204 m, 87466 m/sec, 113556526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 702
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 595/736 707/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 62505840 m, 87927 m/sec, 114410199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 600/736 712/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 62938143 m, 86460 m/sec, 115261031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 605/736 717/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 63426142 m, 97599 m/sec, 116221481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 610/736 723/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 63927143 m, 100200 m/sec, 117205816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 615/736 728/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 64380819 m, 90735 m/sec, 118087003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 728
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 620/736 732/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 64816043 m, 87044 m/sec, 118939287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 625/736 737/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 65254370 m, 87665 m/sec, 119807232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 737
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 630/736 742/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 65684331 m, 85992 m/sec, 120657595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 742
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 635/736 747/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 66148269 m, 92787 m/sec, 121573227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 747
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 640/736 752/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 66625331 m, 95412 m/sec, 122504694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 752
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 645/736 757/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 67058299 m, 86593 m/sec, 123364094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 757
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 650/736 762/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 67493927 m, 87125 m/sec, 124223386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 762
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 655/736 767/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 67921130 m, 85440 m/sec, 125075159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 767
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 660/736 772/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 68399842 m, 95742 m/sec, 126019337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 772
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 665/736 777/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 68895284 m, 99088 m/sec, 126999878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 777
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 670/736 783/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 69389999 m, 98943 m/sec, 127974966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 783
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 675/736 788/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 69886541 m, 99308 m/sec, 128953111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 788
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 680/736 794/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 70386915 m, 100074 m/sec, 129934172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 794
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 685/736 799/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 70880362 m, 98689 m/sec, 130913279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 799
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 690/736 804/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 71361302 m, 96188 m/sec, 131854491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 804
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 695/736 809/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 71793045 m, 86348 m/sec, 132708512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 809
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 700/736 814/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 72224812 m, 86353 m/sec, 133567437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 814
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 705/736 818/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 72655657 m, 86169 m/sec, 134421258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 818
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-00: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-06: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-08: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-14: CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S04J04T08-CTLCardinality-2024-15: DISJ true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-02: CTL 0 0 0 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S04J04T08-CTLCardinality-2024-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 710/736 823/2000 PolyORBLF-COL-S04J04T08-CTLCardinality-2024-04 73104445 m, 89757 m/sec, 135310305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 823
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 411 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-COL-S04J04T08"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PolyORBLF-COL-S04J04T08, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654447600129"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-COL-S04J04T08.tgz
mv PolyORBLF-COL-S04J04T08 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;