About the Execution of LoLA for PolyORBLF-COL-S02J04T08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 9012.500 | 1136169.00 | 2282393.00 | 242.70 | F?TTTFFFF?TFFTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654447500084.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PolyORBLF-COL-S02J04T08, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654447500084
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 616K
-rw-r--r-- 1 mcc users 7.4K Apr 11 16:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K Apr 11 16:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Apr 11 16:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Apr 11 16:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Apr 23 07:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 23 07:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 23 07:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.0K Apr 11 17:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 71K Apr 11 17:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 11 17:01 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 113K Apr 11 17:01 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 154K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-00
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-01
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-02
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-03
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-04
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-05
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-06
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-07
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-08
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-09
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-10
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-11
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-12
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-13
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-14
FORMULA_NAME PolyORBLF-COL-S02J04T08-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717048918306
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S02J04T08-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mPolyORBLF-COL-S02J04T08-LTLFireability-01: LTL unknown AGGR[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mPolyORBLF-COL-S02J04T08-LTLFireability-09: LTL unknown AGGR[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1136 secs. Pages in use: 281
BK_STOP 1717050054475
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 614, Transitions: 1242
[[35mlola[0m][W] findlow criterion violated for transition 59
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/CNST) for 37 PolyORBLF-COL-S02J04T08-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/CNST) for PolyORBLF-COL-S02J04T08-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-30 06:01:59] [status_logger] string pointer is null
[[35mlola[0m][W] findlow criterion violated for transition 38
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 47 PolyORBLF-COL-S02J04T08-LTLFireability-13
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 6 PolyORBLF-COL-S02J04T08-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 47 PolyORBLF-COL-S02J04T08-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][W] findlow criterion violated for transition 60
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type EQUN) for PolyORBLF-COL-S02J04T08-LTLFireability-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 21 PolyORBLF-COL-S02J04T08-LTLFireability-07
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 315
[[35mlola[0m][I] fired transitions : 315
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 6 PolyORBLF-COL-S02J04T08-LTLFireability-02
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for PolyORBLF-COL-S02J04T08-LTLFireability-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PolyORBLF-COL-S02J04T08-LTLFireability-05
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for PolyORBLF-COL-S02J04T08-LTLFireability-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][W] findlow criterion violated for transition 23
[[35mlola[0m][W] findlow criterion violated for transition 9
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 3/257 7/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 431163 m, 86232 m/sec, 737510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for 16 clusters
[[35mlola[0m][I] Time for checking findlow: 7
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 0 PolyORBLF-COL-S02J04T08-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/SRCH) for PolyORBLF-COL-S02J04T08-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 447
[[35mlola[0m][I] fired transitions : 447
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 8/276 16/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 1141711 m, 142109 m/sec, 2126654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 13/276 25/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 1782126 m, 128083 m/sec, 3546260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 18/276 35/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 2498038 m, 143182 m/sec, 4828274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 23/276 43/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 3136755 m, 127743 m/sec, 6366327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 28/276 49/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 3681905 m, 109030 m/sec, 7921045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 33/276 58/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 4352607 m, 134140 m/sec, 9387073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 38/276 69/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 5141469 m, 157772 m/sec, 10865487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 43/276 78/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 5853204 m, 142347 m/sec, 12430316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 48/276 89/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 6650866 m, 159532 m/sec, 13931205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 53/276 98/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 7351691 m, 140165 m/sec, 15488363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 58/276 105/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 7941365 m, 117934 m/sec, 17038971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 63/276 112/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 8532085 m, 118144 m/sec, 18591986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 68/276 123/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 9312195 m, 156022 m/sec, 20043650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 73/276 133/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 10056133 m, 148787 m/sec, 21574176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 78/276 143/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 10818690 m, 152511 m/sec, 23083342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 83/276 153/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 11541764 m, 144614 m/sec, 24601046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 88/276 160/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 12150675 m, 121782 m/sec, 26134154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 93/276 166/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 12672711 m, 104407 m/sec, 27715824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 98/276 176/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 13427132 m, 150884 m/sec, 29136315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 103/276 187/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 14194626 m, 153498 m/sec, 30584742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 108/276 195/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 14819264 m, 124927 m/sec, 32100101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 113/276 201/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 15338426 m, 103832 m/sec, 33655514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 118/276 210/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 16059380 m, 144190 m/sec, 35093593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 123/276 219/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 16781703 m, 144464 m/sec, 36589223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 128/276 227/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 17427733 m, 129206 m/sec, 38111556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 133/276 234/2000 PolyORBLF-COL-S02J04T08-LTLFireability-05 18005335 m, 115520 m/sec, 39638460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 18197375
[[35mlola[0m][I] fired transitions : 40086229
[[35mlola[0m][I] time used : 135
[[35mlola[0m][I] memory pages used : 237
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 PolyORBLF-COL-S02J04T08-LTLFireability-15
[[35mlola[0m][I] time limit : 288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 PolyORBLF-COL-S02J04T08-LTLFireability-12
[[35mlola[0m][I] time limit : 314 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 315
[[35mlola[0m][I] fired transitions : 315
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 PolyORBLF-COL-S02J04T08-LTLFireability-09
[[35mlola[0m][I] time limit : 346 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 3/346 4/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 337086 m, 67417 m/sec, 941547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 8/346 8/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 858511 m, 104285 m/sec, 2555540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 13/346 12/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 1315958 m, 91489 m/sec, 4143900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 18/346 17/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 1800531 m, 96914 m/sec, 5740117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 23/346 21/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 2249530 m, 89799 m/sec, 7339718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 28/346 24/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 2659813 m, 82056 m/sec, 8778574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 33/346 28/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 3099463 m, 87930 m/sec, 10347940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 38/346 32/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 3486050 m, 77317 m/sec, 11820278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 43/346 35/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 3866389 m, 76067 m/sec, 13273563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 48/346 38/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 4269581 m, 80638 m/sec, 14854099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 53/346 42/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 4669832 m, 80050 m/sec, 16422593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 58/346 45/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 5069849 m, 80003 m/sec, 18005997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 63/346 49/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 5462719 m, 78574 m/sec, 19591332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 68/346 52/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 5867470 m, 80950 m/sec, 21224777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 73/346 56/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 6266468 m, 79799 m/sec, 22868502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 78/346 59/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 6661553 m, 79017 m/sec, 24523071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 83/346 62/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 7048904 m, 77470 m/sec, 26176493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 88/346 66/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 7438063 m, 77831 m/sec, 27822043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 93/346 69/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 7824613 m, 77310 m/sec, 29459401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 98/346 72/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 8162648 m, 67607 m/sec, 30925488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 103/346 75/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 8504840 m, 68438 m/sec, 32392345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 108/346 78/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 8845398 m, 68111 m/sec, 33874522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 113/346 81/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 9218884 m, 74697 m/sec, 35525269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 118/346 84/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 9589511 m, 74125 m/sec, 37171414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 123/346 87/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 9952724 m, 72642 m/sec, 38821014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 128/346 90/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 10319182 m, 73291 m/sec, 40463547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 133/346 93/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 10677837 m, 71731 m/sec, 42063788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 138/346 96/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 10988720 m, 62176 m/sec, 43484709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 143/346 99/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 11301705 m, 62597 m/sec, 44894551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 148/346 101/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 11619345 m, 63528 m/sec, 46300332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 153/346 104/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 11928138 m, 61758 m/sec, 47718267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 158/346 106/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 12229717 m, 60315 m/sec, 49132873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 163/346 109/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 12534211 m, 60898 m/sec, 50543550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 168/346 112/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 12840354 m, 61228 m/sec, 51962843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 173/346 115/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 13185830 m, 69095 m/sec, 53599380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 178/346 117/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 13528937 m, 68621 m/sec, 55235207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 183/346 120/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 13873229 m, 68858 m/sec, 56856329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 188/346 123/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 14209967 m, 67347 m/sec, 58490614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 193/346 126/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 14541796 m, 66365 m/sec, 60127023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 198/346 129/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 14882039 m, 68048 m/sec, 61755825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 203/346 132/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 15226292 m, 68850 m/sec, 63378966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 208/346 135/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 15565856 m, 67912 m/sec, 65001395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 213/346 137/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 15906106 m, 68050 m/sec, 66622598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 218/346 140/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 16240540 m, 66886 m/sec, 68236795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 223/346 143/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 16574644 m, 66820 m/sec, 69870235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 228/346 146/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 16907615 m, 66594 m/sec, 71494594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 233/346 149/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 17246101 m, 67697 m/sec, 73115767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 238/346 151/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 17578937 m, 66567 m/sec, 74731949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 243/346 154/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 17904406 m, 65093 m/sec, 76359743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 248/346 157/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 18238453 m, 66809 m/sec, 77970348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 253/346 160/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 18568186 m, 65946 m/sec, 79590358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 258/346 162/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 18884326 m, 63228 m/sec, 81217334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 263/346 165/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 19214164 m, 65967 m/sec, 82837607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 268/346 168/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 19543817 m, 65930 m/sec, 84459557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 273/346 171/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 19876983 m, 66633 m/sec, 86077144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 278/346 173/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 20195929 m, 63789 m/sec, 87703413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 283/346 176/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 20524176 m, 65649 m/sec, 89321824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 289/346 179/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 20852974 m, 65759 m/sec, 90933283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 294/346 181/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 21172909 m, 63987 m/sec, 92557867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 299/346 184/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 21490272 m, 63472 m/sec, 94186786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 304/346 187/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 21814671 m, 64879 m/sec, 95808385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 309/346 189/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 22139734 m, 65012 m/sec, 97425458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 314/346 192/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 22468105 m, 65674 m/sec, 99036342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 319/346 195/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 22791675 m, 64714 m/sec, 100661537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 324/346 198/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 23108593 m, 63383 m/sec, 102285902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 329/346 200/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 23432126 m, 64706 m/sec, 103902519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 334/346 203/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 23759137 m, 65402 m/sec, 105516252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 339/346 206/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 24079618 m, 64096 m/sec, 107128949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 344/346 208/2000 PolyORBLF-COL-S02J04T08-LTLFireability-09 24391657 m, 62407 m/sec, 108751022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 PolyORBLF-COL-S02J04T08-LTLFireability-08
[[35mlola[0m][I] time limit : 346 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 PolyORBLF-COL-S02J04T08-LTLFireability-09
[[35mlola[0m][I] time limit : 3114 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1211
[[35mlola[0m][I] fired transitions : 1211
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/346 5/5 PolyORBLF-COL-S02J04T08-LTLFireability-09 534099 m, -4771511 m/sec, 1542155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 PolyORBLF-COL-S02J04T08-LTLFireability-04
[[35mlola[0m][I] time limit : 388 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 132393
[[35mlola[0m][I] fired transitions : 179016
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-COL-S02J04T08-LTLFireability-03
[[35mlola[0m][I] time limit : 443 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-COL-S02J04T08-LTLFireability-00
[[35mlola[0m][I] time limit : 517 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 315
[[35mlola[0m][I] fired transitions : 315
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-COL-S02J04T08-LTLFireability-01
[[35mlola[0m][I] time limit : 620 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 4/620 2/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 152817 m, 30563 m/sec, 299121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 9/620 4/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 342933 m, 38023 m/sec, 665186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 14/620 7/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 544037 m, 40220 m/sec, 1031033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 19/620 9/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 756562 m, 42505 m/sec, 1410590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 24/620 12/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 977041 m, 44095 m/sec, 1824301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 29/620 14/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 1174897 m, 39571 m/sec, 2166441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 34/620 16/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 1383669 m, 41754 m/sec, 2541286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 39/620 19/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 1580652 m, 39396 m/sec, 2872500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 44/620 21/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 1786257 m, 41121 m/sec, 3232470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 49/620 23/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 1987205 m, 40189 m/sec, 3589360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 54/620 26/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 2194668 m, 41492 m/sec, 3955460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 59/620 28/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 2400988 m, 41264 m/sec, 4314599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 64/620 30/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 2596790 m, 39160 m/sec, 4629717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 69/620 33/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 2794681 m, 39578 m/sec, 4959907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 74/620 35/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 2986867 m, 38437 m/sec, 5277355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 79/620 38/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 3182924 m, 39211 m/sec, 5597841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 84/620 40/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 3384205 m, 40256 m/sec, 5949809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 89/620 42/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 3577162 m, 38591 m/sec, 6260093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 94/620 44/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 3778270 m, 40221 m/sec, 6626306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 99/620 47/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 3963237 m, 36993 m/sec, 6898792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 104/620 49/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 4150638 m, 37480 m/sec, 7187762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 109/620 51/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 4314890 m, 32850 m/sec, 7440011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 114/620 53/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 4470694 m, 31160 m/sec, 7669110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 119/620 55/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 4640155 m, 33892 m/sec, 7957906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 124/620 57/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 4814605 m, 34890 m/sec, 8252870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 129/620 59/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 5002578 m, 37594 m/sec, 8558296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 134/620 62/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 5196152 m, 38714 m/sec, 8875514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 139/620 64/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 5382079 m, 37185 m/sec, 9165876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 144/620 66/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 5576055 m, 38795 m/sec, 9482645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 149/620 69/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 5762461 m, 37281 m/sec, 9779169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 154/620 71/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 5957736 m, 39055 m/sec, 10101937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 159/620 73/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 6156602 m, 39773 m/sec, 10431046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 164/620 76/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 6325858 m, 33851 m/sec, 10652054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 169/620 78/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 6516532 m, 38134 m/sec, 10965428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 174/620 80/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 6708753 m, 38444 m/sec, 11271568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 179/620 82/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 6888043 m, 35858 m/sec, 11535241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 184/620 85/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 7072103 m, 36812 m/sec, 11815872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 189/620 87/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 7256277 m, 36834 m/sec, 12101995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 194/620 89/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 7452314 m, 39207 m/sec, 12422682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 199/620 91/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 7641349 m, 37807 m/sec, 12724116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 204/620 94/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 7819893 m, 35708 m/sec, 12981310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 209/620 96/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 7996341 m, 35289 m/sec, 13243676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 214/620 98/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 8186198 m, 37971 m/sec, 13547040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 219/620 101/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 8360073 m, 34775 m/sec, 13787324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 224/620 103/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 8523345 m, 32654 m/sec, 14027904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 229/620 105/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 8677498 m, 30830 m/sec, 14255163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 234/620 107/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 8852678 m, 35036 m/sec, 14544181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 239/620 109/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 9007483 m, 30961 m/sec, 14769334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 244/620 111/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 9176738 m, 33851 m/sec, 15015182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 249/620 113/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 9345872 m, 33826 m/sec, 15245752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 254/620 115/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 9537646 m, 38354 m/sec, 15558274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 259/620 117/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 9710745 m, 34619 m/sec, 15802684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 264/620 120/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 9894597 m, 36770 m/sec, 16083940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 269/620 122/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 10057809 m, 32642 m/sec, 16342656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 274/620 124/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 10220803 m, 32598 m/sec, 16594256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 279/620 125/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 10374741 m, 30787 m/sec, 16809491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 284/620 128/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 10559492 m, 36950 m/sec, 17103027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 289/620 130/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 10734858 m, 35073 m/sec, 17360073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 294/620 132/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 10907628 m, 34554 m/sec, 17611594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 299/620 134/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 11091100 m, 36694 m/sec, 17891862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 304/620 136/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 11271291 m, 36038 m/sec, 18162817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 309/620 139/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 11456929 m, 37127 m/sec, 18446131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 314/620 141/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 11637906 m, 36195 m/sec, 18713441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 319/620 143/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 11819076 m, 36234 m/sec, 18980649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 324/620 145/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 11999376 m, 36060 m/sec, 19241291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 329/620 148/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 12181833 m, 36491 m/sec, 19520124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 334/620 150/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 12358243 m, 35282 m/sec, 19774726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 339/620 152/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 12536469 m, 35645 m/sec, 20036535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 344/620 154/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 12711101 m, 34926 m/sec, 20288613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 349/620 156/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 12879530 m, 33685 m/sec, 20518963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 354/620 159/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 13053828 m, 34859 m/sec, 20766776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 359/620 161/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 13221827 m, 33599 m/sec, 20999791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 364/620 163/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 13396600 m, 34954 m/sec, 21253296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 369/620 165/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 13575393 m, 35758 m/sec, 21517516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 374/620 167/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 13748306 m, 34582 m/sec, 21761594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 379/620 169/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 13914105 m, 33159 m/sec, 21985858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 384/620 171/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 14087715 m, 34722 m/sec, 22234883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 389/620 174/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 14263929 m, 35242 m/sec, 22491929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 394/620 176/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 14432883 m, 33790 m/sec, 22718333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 399/620 178/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 14611502 m, 35723 m/sec, 22981724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 404/620 180/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 14781188 m, 33937 m/sec, 23217730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 409/620 182/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 14955750 m, 34912 m/sec, 23459474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 414/620 185/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 15130231 m, 34896 m/sec, 23711753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 419/620 187/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 15303447 m, 34643 m/sec, 23955868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 424/620 189/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 15474942 m, 34299 m/sec, 24197463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 429/620 191/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 15644883 m, 33988 m/sec, 24439098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 434/620 193/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 15821466 m, 35316 m/sec, 24698902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 439/620 196/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 15996642 m, 35035 m/sec, 24952444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 444/620 198/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 16166856 m, 34042 m/sec, 25191954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 449/620 200/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 16344567 m, 35542 m/sec, 25457864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 454/620 202/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 16522485 m, 35583 m/sec, 25720259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 459/620 204/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 16696063 m, 34715 m/sec, 25966901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 464/620 206/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 16868860 m, 34559 m/sec, 26214733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 469/620 209/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 17045193 m, 35266 m/sec, 26475977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 474/620 211/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 17215024 m, 33966 m/sec, 26712922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 479/620 213/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 17390125 m, 35020 m/sec, 26965838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 484/620 215/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 17565778 m, 35130 m/sec, 27219383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 489/620 217/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 17733882 m, 33620 m/sec, 27437775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 494/620 220/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 17901295 m, 33482 m/sec, 27661460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 499/620 222/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 18073646 m, 34470 m/sec, 27904879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 504/620 224/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 18243033 m, 33877 m/sec, 28139090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 509/620 226/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 18420069 m, 35407 m/sec, 28408251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 514/620 228/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 18596470 m, 35280 m/sec, 28663816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 519/620 230/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 18767688 m, 34243 m/sec, 28903260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 524/620 233/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 18939636 m, 34389 m/sec, 29148518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 529/620 235/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 19109813 m, 34035 m/sec, 29385556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 534/620 237/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 19284991 m, 35035 m/sec, 29643552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 539/620 239/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 19457575 m, 34516 m/sec, 29888663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 544/620 241/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 19638583 m, 36201 m/sec, 30168172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 549/620 243/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 19822416 m, 36766 m/sec, 30445833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 554/620 245/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 20001649 m, 35846 m/sec, 30714079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 559/620 248/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 20168137 m, 33297 m/sec, 30939737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 564/620 250/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 20333925 m, 33157 m/sec, 31162794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 569/620 252/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 20513453 m, 35905 m/sec, 31433993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 574/620 254/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 20686451 m, 34599 m/sec, 31683639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 579/620 256/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 20863265 m, 35362 m/sec, 31945108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 584/620 258/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 21038104 m, 34967 m/sec, 32197389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 589/620 261/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 21210762 m, 34531 m/sec, 32441304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 594/620 263/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 21383815 m, 34610 m/sec, 32689944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 599/620 265/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 21557022 m, 34641 m/sec, 32938698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 604/620 267/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 21724877 m, 33571 m/sec, 33166105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 609/620 269/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 21894364 m, 33897 m/sec, 33404325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 614/620 271/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 22055135 m, 32154 m/sec, 33624389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 619/620 273/2000 PolyORBLF-COL-S02J04T08-LTLFireability-01 22234459 m, 35864 m/sec, 33894626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 50 PolyORBLF-COL-S02J04T08-LTLFireability-14
[[35mlola[0m][I] time limit : 619 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-COL-S02J04T08-LTLFireability-01
[[35mlola[0m][I] time limit : 2479 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 211
[[35mlola[0m][I] fired transitions : 211
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/826 3/5 PolyORBLF-COL-S02J04T08-LTLFireability-01 193566 m, -4408178 m/sec, 379826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/826 5/5 PolyORBLF-COL-S02J04T08-LTLFireability-01 396258 m, 40538 m/sec, 739558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-02: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-11: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-COL-S02J04T08-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-COL-S02J04T08-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-COL-S02J04T08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 PolyORBLF-COL-S02J04T08-LTLFireability-10
[[35mlola[0m][I] time limit : 1232 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 PolyORBLF-COL-S02J04T08-LTLFireability-06
[[35mlola[0m][I] time limit : 2464 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for PolyORBLF-COL-S02J04T08-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 552
[[35mlola[0m][I] fired transitions : 708
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-COL-S02J04T08"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PolyORBLF-COL-S02J04T08, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654447500084"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-COL-S02J04T08.tgz
mv PolyORBLF-COL-S02J04T08 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;