About the Execution of LoLA for Planning-PT-none
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16207.111 | 75705.00 | 75634.00 | 67.70 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654447500068.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Planning-PT-none, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654447500068
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 548K
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 14:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Apr 12 14:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Apr 12 14:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Apr 12 14:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 19 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 56K May 18 16:43 model.pnml
-rw-r--r-- 1 mcc users 1 May 18 16:43 unfinite
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Planning-PT-none-LTLFireability-00
FORMULA_NAME Planning-PT-none-LTLFireability-01
FORMULA_NAME Planning-PT-none-LTLFireability-02
FORMULA_NAME Planning-PT-none-LTLFireability-03
FORMULA_NAME Planning-PT-none-LTLFireability-04
FORMULA_NAME Planning-PT-none-LTLFireability-05
FORMULA_NAME Planning-PT-none-LTLFireability-06
FORMULA_NAME Planning-PT-none-LTLFireability-07
FORMULA_NAME Planning-PT-none-LTLFireability-08
FORMULA_NAME Planning-PT-none-LTLFireability-09
FORMULA_NAME Planning-PT-none-LTLFireability-10
FORMULA_NAME Planning-PT-none-LTLFireability-11
FORMULA_NAME Planning-PT-none-LTLFireability-12
FORMULA_NAME Planning-PT-none-LTLFireability-13
FORMULA_NAME Planning-PT-none-LTLFireability-14
FORMULA_NAME Planning-PT-none-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717048295415
BK_STOP 1717048371120
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 Planning-PT-none-LTLFireability-10
[[35mlola[0m][I] time limit : 150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 5/211 28/2000 Planning-PT-none-LTLFireability-10 3874290 m, 774858 m/sec, 3874289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 10/211 57/2000 Planning-PT-none-LTLFireability-10 7997098 m, 824561 m/sec, 7997098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 15/211 86/2000 Planning-PT-none-LTLFireability-10 12061794 m, 812939 m/sec, 12061793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 20/211 111/2000 Planning-PT-none-LTLFireability-10 15688658 m, 725372 m/sec, 15688658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 25/211 136/2000 Planning-PT-none-LTLFireability-10 19191008 m, 700470 m/sec, 19191008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 30/211 159/2000 Planning-PT-none-LTLFireability-10 22496316 m, 661061 m/sec, 22496316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 35/211 184/2000 Planning-PT-none-LTLFireability-10 25964265 m, 693589 m/sec, 25964265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 40/211 212/2000 Planning-PT-none-LTLFireability-10 29928865 m, 792920 m/sec, 29928864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 45/211 240/2000 Planning-PT-none-LTLFireability-10 33879318 m, 790090 m/sec, 33879318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 50/211 268/2000 Planning-PT-none-LTLFireability-10 37849847 m, 794105 m/sec, 37849846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 55/211 293/2000 Planning-PT-none-LTLFireability-10 41517254 m, 733481 m/sec, 41517254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 60/211 319/2000 Planning-PT-none-LTLFireability-10 45159977 m, 728544 m/sec, 45159977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 65/211 344/2000 Planning-PT-none-LTLFireability-10 48721296 m, 712263 m/sec, 48721296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 70/211 371/2000 Planning-PT-none-LTLFireability-10 52465193 m, 748779 m/sec, 52465193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 412 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Planning-PT-none"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Planning-PT-none, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654447500068"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Planning-PT-none.tgz
mv Planning-PT-none execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;