About the Execution of LoLA for Planning-PT-none
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 88584.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654447500067.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Planning-PT-none, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654447500067
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 548K
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 14:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Apr 12 14:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Apr 12 14:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Apr 12 14:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 19 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 56K May 18 16:43 model.pnml
-rw-r--r-- 1 mcc users 1 May 18 16:43 unfinite
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Planning-PT-none-LTLCardinality-00
FORMULA_NAME Planning-PT-none-LTLCardinality-01
FORMULA_NAME Planning-PT-none-LTLCardinality-02
FORMULA_NAME Planning-PT-none-LTLCardinality-03
FORMULA_NAME Planning-PT-none-LTLCardinality-04
FORMULA_NAME Planning-PT-none-LTLCardinality-05
FORMULA_NAME Planning-PT-none-LTLCardinality-06
FORMULA_NAME Planning-PT-none-LTLCardinality-07
FORMULA_NAME Planning-PT-none-LTLCardinality-08
FORMULA_NAME Planning-PT-none-LTLCardinality-09
FORMULA_NAME Planning-PT-none-LTLCardinality-10
FORMULA_NAME Planning-PT-none-LTLCardinality-11
FORMULA_NAME Planning-PT-none-LTLCardinality-12
FORMULA_NAME Planning-PT-none-LTLCardinality-13
FORMULA_NAME Planning-PT-none-LTLCardinality-14
FORMULA_NAME Planning-PT-none-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717048224802
BK_STOP 1717048313386
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 48 (type SKEL/SRCH) for 9 Planning-PT-none-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type SKEL/SRCH) for Planning-PT-none-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 Planning-PT-none-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for Planning-PT-none-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 Planning-PT-none-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for Planning-PT-none-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Planning-PT-none-LTLCardinality-00
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type SKEL/SRCH) for 30 Planning-PT-none-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 50 (type SKEL/SRCH) for 33 Planning-PT-none-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type SKEL/SRCH) for Planning-PT-none-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 49 (type SRCH) for Planning-PT-none-LTLCardinality-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/256 21/2000 Planning-PT-none-LTLCardinality-00 3214574 m, 642914 m/sec, 3214573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/256 45/2000 Planning-PT-none-LTLCardinality-00 6910903 m, 739265 m/sec, 6910902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/256 65/2000 Planning-PT-none-LTLCardinality-00 9905795 m, 598978 m/sec, 9905795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/256 90/2000 Planning-PT-none-LTLCardinality-00 13766408 m, 772122 m/sec, 13766407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/256 113/2000 Planning-PT-none-LTLCardinality-00 17351048 m, 716928 m/sec, 17351047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/256 135/2000 Planning-PT-none-LTLCardinality-00 20703694 m, 670529 m/sec, 20703694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/256 157/2000 Planning-PT-none-LTLCardinality-00 24204375 m, 700136 m/sec, 24204375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/256 180/2000 Planning-PT-none-LTLCardinality-00 27742883 m, 707701 m/sec, 27742883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/256 205/2000 Planning-PT-none-LTLCardinality-00 31522321 m, 755887 m/sec, 31522321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/256 230/2000 Planning-PT-none-LTLCardinality-00 35351214 m, 765778 m/sec, 35351213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/256 250/2000 Planning-PT-none-LTLCardinality-00 38534131 m, 636583 m/sec, 38534131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/256 273/2000 Planning-PT-none-LTLCardinality-00 42036272 m, 700428 m/sec, 42036271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/256 294/2000 Planning-PT-none-LTLCardinality-00 45313771 m, 655499 m/sec, 45313770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/256 316/2000 Planning-PT-none-LTLCardinality-00 48573991 m, 652044 m/sec, 48573991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/256 337/2000 Planning-PT-none-LTLCardinality-00 51963819 m, 677965 m/sec, 51963818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/256 360/2000 Planning-PT-none-LTLCardinality-00 55503098 m, 707855 m/sec, 55503097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPlanning-PT-none-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPlanning-PT-none-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-10: LTL/CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Planning-PT-none-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/256 382/2000 Planning-PT-none-LTLCardinality-00 58847385 m, 668857 m/sec, 58847385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 413 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Planning-PT-none"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Planning-PT-none, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654447500067"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Planning-PT-none.tgz
mv Planning-PT-none execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;