Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r272-smll-171654412500367.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool tapaal
Input is PhaseVariation-PT-D30CS010, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r272-smll-171654412500367
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 30M
-rw-r--r-- 1 mcc users 7.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 70K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 21:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 92K Apr 11 21:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K Apr 11 21:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Apr 11 21:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 30M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-00
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-01
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-02
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-03
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-04
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-05
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-06
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-07
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-08
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-09
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-10
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-11
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-12
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-13
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-14
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-15

=== Now, execution of the tool begins

BK_START 1716980358967

tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> tapaal --- TAPAAL - v2.2024
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3589

**********************************************
* TAPAAL verifying ReachabilityFireability *
**********************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ
MF=/home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h
Time left: 3589
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)

Time left: 3589
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3589 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./ReachabilityFireability.xml

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 9 was solved

Query is NOT satisfied.

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 13 was solved

Query is satisfied.
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Time left: 3569

---------------------------------------------------
Step 0.5: Random Walk Parallel processing
---------------------------------------------------
Doing parallel random walk verification of individual queries (14 in total)
Each query is verified by 4 parallel random walks for 35 seconds each
------------------- QUERY 1 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is satisfied.

Spent 0.470593 on verification
@@@1.32,180796@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 1

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3567
------------------- QUERY 2 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is satisfied.

Spent 0.601103 on verification
@@@1.81,180304@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 2

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3565
------------------- QUERY 3 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is satisfied.

Spent 3.25758 on verification
@@@4.14,180564@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 3

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3561
------------------- QUERY 4 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is satisfied.

Spent 4.59098 on verification
@@@5.48,180748@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 4

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3555
------------------- QUERY 5 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is satisfied.

Spent 2.11082 on verification
@@@2.92,180840@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 5

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3552
------------------- QUERY 6 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is satisfied.

Spent 1.61797 on verification
@@@2.71,180964@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 6

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3549
------------------- QUERY 7 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is NOT satisfied.

Spent 1.10579 on verification
@@@2.21,180292@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 7

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3546
------------------- QUERY 8 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is satisfied.

Spent 3.41682 on verification
@@@4.63,179900@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 8

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3541
------------------- QUERY 9 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is satisfied.

Spent 2.42086 on verification
@@@3.29,181720@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 9

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3538
------------------- QUERY 10 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is satisfied.

Spent 0.802271 on verification
@@@1.68,180252@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 10

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3536
------------------- QUERY 11 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is satisfied.

Spent 1.47362 on verification
@@@2.54,182132@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 11

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3533
------------------- QUERY 12 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is satisfied.

Spent 0.079373 on verification
@@@0.96,180404@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 12

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3532
------------------- QUERY 13 ----------------------
No solution found
parallel: Warning: This job was killed because it timed out:
parallel: Warning: eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 13
parallel: Warning: This job was killed because it timed out:
parallel: Warning: eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 1337 -q 0 -l 0 -d 5' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 13
parallel: Warning: This job was killed because it timed out:
parallel: Warning: eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 2018 -q 5 -l 2 -d 5 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 13
parallel: Warning: This job was killed because it timed out:
parallel: Warning: eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 9220 -q 5 -l 3 -d 10' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 13


Time left: 3494
------------------- QUERY 14 ----------------------
Solution found in Random Walk processing (step 0.5)
Query index 0 was solved

Query is NOT satisfied.

Spent 0.699005 on verification
@@@1.59,180488@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s RandomWalk --seed-offset 0 -q 0 -l 0 -d 0 --init-potency-timeout 0' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 14

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3492
---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (14 in total)
Each query is verified by 4 parallel strategies for 256 seconds
------------------- QUERY 13 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is satisfied.

Spent 6.77095 on verification
@@@120.24,180720@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n '-s BestFS -q 0 -l 0 -d 119' /home/mcc/BenchKit/bin/tmp/tmp.xZlDZZtI9h /home/mcc/BenchKit/bin/tmp/tmp.KlpoeIVJNZ --binary-query-io 1 -x 13 -n

FORMULA PhaseVariation-PT-D30CS010-ReachabilityFireability-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3371
All queries are solved
Time left: 3371
terminated-with-cleanup

BK_STOP 1716980577061

--------------------
content from stderr:

CPN OverApproximation is only usable on colored models

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D30CS010"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool tapaal"
echo " Input is PhaseVariation-PT-D30CS010, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r272-smll-171654412500367"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D30CS010.tgz
mv PhaseVariation-PT-D30CS010 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;