About the Execution of LoLA for PhaseVariation-PT-D30CS010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 15746.983 | 590654.00 | 1573486.00 | 1032.10 | FFTFTTTTFFTFTFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408700366.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PhaseVariation-PT-D30CS010, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408700366
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 30M
-rw-r--r-- 1 mcc users 7.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 70K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 21:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 92K Apr 11 21:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K Apr 11 21:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Apr 11 21:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 30M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14
FORMULA_NAME PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717210296498
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG false findpath[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF true findpath[0m
[[35mlola[0m] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF true state space[0m
[[35mlola[0m] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG false findpath[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG false findpath[0m
[[35mlola[0m] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG false findpath[0m
[[35mlola[0m] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF true findpath[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG false findpath[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG false state space[0m
[[35mlola[0m] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF true state space[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 590 secs. Pages in use: 3
BK_STOP 1717210887152
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mReachabilityCardinality.xml[0m
[[35mlola[0m][I] Rule S: 52 transitions removed,2 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 6 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type FNDP) for 6 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 49 (type EQUN) for 6 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 EF FNDP 0/3059 0/5 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02 --
[[35mlola[0m][.] 49 EF STEQ 0/3059 0/5 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 50 EF EXCL 0/254 1/2000 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type FNDP) for 0 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 49 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 50 (type EXCL) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 0 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 277 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EQUN) for 0 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 53 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 49 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 53 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 42 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14
[[35mlola[0m][I] time limit : 304 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type FNDP) for 42 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 42 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type FNDP) for 9 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 56 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14 (obsolete)
[[35mlola[0m][W] CANCELED task # 57 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14 (obsolete)
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 9 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 337 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 9 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 61 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EXCL) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 56 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 18
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 15 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 378 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type FNDP) for 15 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 15 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 12 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EF FNDP 2/1515 0/5 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05 --
[[35mlola[0m][.] 64 EF STEQ 2/3031 0/5 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF EXCL 2/378 1/2000 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05 --
[[35mlola[0m][.] 66 EF FNDP 2/3031 0/5 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 63 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 12 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04
[[35mlola[0m][I] time limit : 432 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 12 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 68 (type EXCL) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 63 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 36 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12
[[35mlola[0m][I] time limit : 502 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 36 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 36 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 27 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 71 (type EXCL) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 39 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 602 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type FNDP) for 39 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 39 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-03: AG false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EF FNDP 2/3014 0/5 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09 --
[[35mlola[0m][.] 77 EF FNDP 0/3014 0/5 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13 --
[[35mlola[0m][.] 78 EF STEQ 0/1507 0/5 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 79 EF EXCL 0/602 1/2000 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 81 (type FNDP) for 33 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 77 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 79 (type EXCL) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 83 (type EXCL) for 33 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11
[[35mlola[0m][I] time limit : 1004 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 33 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type FNDP) for 24 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 83 (type EXCL) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 87 (type EXCL) for 24 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 1506 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 86 (type EQUN) for 24 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 85 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 86 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 87 (type EXCL) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 90 (type EXCL) for 45 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 3011 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 88 (type FNDP) for 45 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 45 PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 90 (type EXCL) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 16
[[35mlola[0m][I] fired transitions : 15
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 88 (type FNDP) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15 (obsolete)
[[35mlola[0m][W] CANCELED task # 89 (type EQUN) for PhaseVariation-PT-D30CS010-ReachabilityCardinality-2024-15 (obsolete)
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D30CS010"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PhaseVariation-PT-D30CS010, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408700366"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D30CS010.tgz
mv PhaseVariation-PT-D30CS010 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;