About the Execution of LoLA for PhaseVariation-PT-D30CS010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13367.224 | 3600000.00 | 11326604.00 | 3966.60 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408700363.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PhaseVariation-PT-D30CS010, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408700363
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 30M
-rw-r--r-- 1 mcc users 7.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 70K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 21:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 92K Apr 11 21:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K Apr 11 21:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Apr 11 21:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 30M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-00
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-01
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-02
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-03
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-04
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-05
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-06
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-07
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-08
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-09
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-10
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-11
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-12
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-13
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-14
FORMULA_NAME PhaseVariation-PT-D30CS010-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717206634424
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 52 transitions removed,2 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type CNST) for 51 PhaseVariation-PT-D30CS010-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 52 (type CNST) for PhaseVariation-PT-D30CS010-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 38 PhaseVariation-PT-D30CS010-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for PhaseVariation-PT-D30CS010-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type CNST) for 57 PhaseVariation-PT-D30CS010-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 58 (type CNST) for PhaseVariation-PT-D30CS010-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PhaseVariation-PT-D30CS010-LTLCardinality-05
[[35mlola[0m][I] time limit : 193 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 3/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 126 m, 25 m/sec, 125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 8/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 254 m, 25 m/sec, 253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 13/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 259 m, 1 m/sec, 258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 18/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 285 m, 5 m/sec, 284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 23/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 304 m, 3 m/sec, 303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 28/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 616 m, 62 m/sec, 615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 33/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 643 m, 5 m/sec, 642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 38/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 671 m, 5 m/sec, 670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 43/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 696 m, 5 m/sec, 695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 48/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 726 m, 6 m/sec, 725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 53/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 750 m, 4 m/sec, 749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 58/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 771 m, 4 m/sec, 770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 63/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 791 m, 4 m/sec, 790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 68/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 816 m, 5 m/sec, 815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 73/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 856 m, 8 m/sec, 855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 78/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 3319 m, 492 m/sec, 37201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 83/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 6726 m, 681 m/sec, 100203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 88/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 10100 m, 674 m/sec, 162985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 93/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 13277 m, 635 m/sec, 240927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 98/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 16637 m, 672 m/sec, 304351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 103/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 20009 m, 674 m/sec, 365928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 108/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 23350 m, 668 m/sec, 429406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 113/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 26530 m, 636 m/sec, 508742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 118/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 29727 m, 639 m/sec, 588504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 123/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 33324 m, 719 m/sec, 681732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 128/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 36801 m, 695 m/sec, 777725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 133/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 40122 m, 664 m/sec, 891343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 138/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 44093 m, 794 m/sec, 960661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 143/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 48280 m, 837 m/sec, 1033476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 148/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 52237 m, 791 m/sec, 1126024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 153/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 56319 m, 816 m/sec, 1207720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 158/193 1/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 60384 m, 813 m/sec, 1277455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 163/193 2/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 64486 m, 820 m/sec, 1369709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 168/193 2/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 68449 m, 792 m/sec, 1470905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 173/193 2/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 72395 m, 789 m/sec, 1572331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 178/193 2/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 76270 m, 775 m/sec, 1678073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 183/193 2/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 79903 m, 726 m/sec, 1799456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 188/193 2/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 83827 m, 784 m/sec, 1899402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 193/193 2/2000 PhaseVariation-PT-D30CS010-LTLCardinality-05 87848 m, 804 m/sec, 1999772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 PhaseVariation-PT-D30CS010-LTLCardinality-14
[[35mlola[0m][I] time limit : 192 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PhaseVariation-PT-D30CS010-LTLCardinality-05
[[35mlola[0m][I] time limit : 2891 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 254 m, -17518 m/sec, 253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 274 m, 4 m/sec, 273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 287 m, 2 m/sec, 286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 613 m, 65 m/sec, 612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 644 m, 6 m/sec, 643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 675 m, 6 m/sec, 674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 704 m, 5 m/sec, 703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 735 m, 6 m/sec, 734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 760 m, 5 m/sec, 759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 782 m, 4 m/sec, 781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 807 m, 5 m/sec, 806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 843 m, 7 m/sec, 842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 2806 m, 392 m/sec, 30043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 6663 m, 771 m/sec, 98462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 10491 m, 765 m/sec, 170840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 14009 m, 703 m/sec, 264575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 17904 m, 779 m/sec, 329122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 21778 m, 774 m/sec, 396042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 25452 m, 734 m/sec, 480136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 29019 m, 713 m/sec, 572190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 32587 m, 713 m/sec, 663468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 36140 m, 710 m/sec, 757881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 39518 m, 675 m/sec, 867758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 43272 m, 750 m/sec, 944843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 47158 m, 777 m/sec, 1011544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 50874 m, 743 m/sec, 1093279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 54572 m, 739 m/sec, 1178556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 58378 m, 761 m/sec, 1246075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 62215 m, 767 m/sec, 1315418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 65850 m, 727 m/sec, 1403875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 69456 m, 721 m/sec, 1495466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 73051 m, 719 m/sec, 1586838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 76530 m, 695 m/sec, 1687080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 79859 m, 665 m/sec, 1798613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 83493 m, 726 m/sec, 1889028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 87134 m, 728 m/sec, 1980159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 90539 m, 681 m/sec, 2084767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 93943 m, 680 m/sec, 2189917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 PhaseVariation-PT-D30CS010-LTLCardinality-11
[[35mlola[0m][I] time limit : 192 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PhaseVariation-PT-D30CS010-LTLCardinality-05
[[35mlola[0m][I] time limit : 2696 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 886
[[35mlola[0m][I] fired transitions : 886
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 254 m, -18737 m/sec, 253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 276 m, 4 m/sec, 275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 287 m, 2 m/sec, 286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 607 m, 64 m/sec, 606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 637 m, 6 m/sec, 636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 667 m, 6 m/sec, 666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 695 m, 5 m/sec, 694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 728 m, 6 m/sec, 727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 754 m, 5 m/sec, 753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 776 m, 4 m/sec, 775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 800 m, 4 m/sec, 799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 831 m, 6 m/sec, 830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 1781 m, 190 m/sec, 13063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 6108 m, 865 m/sec, 88903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 10388 m, 856 m/sec, 168498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 14383 m, 799 m/sec, 269229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 18708 m, 865 m/sec, 344688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 23009 m, 860 m/sec, 421752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 26990 m, 796 m/sec, 523195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 30992 m, 800 m/sec, 623097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 34972 m, 796 m/sec, 723931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 38739 m, 753 m/sec, 840856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 42803 m, 812 m/sec, 935639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 47123 m, 864 m/sec, 1011127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 51243 m, 824 m/sec, 1102306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 55380 m, 827 m/sec, 1191878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 59691 m, 862 m/sec, 1267449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 63860 m, 833 m/sec, 1353959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 67827 m, 793 m/sec, 1455825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 71800 m, 794 m/sec, 1556649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 75652 m, 770 m/sec, 1659196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 79118 m, 693 m/sec, 1773705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 83071 m, 790 m/sec, 1877800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 87068 m, 799 m/sec, 1978581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 90845 m, 755 m/sec, 2095454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 94681 m, 767 m/sec, 2208244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 98638 m, 791 m/sec, 2310092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 102542 m, 780 m/sec, 2416752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 38 PhaseVariation-PT-D30CS010-LTLCardinality-10
[[35mlola[0m][I] time limit : 192 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PhaseVariation-PT-D30CS010-LTLCardinality-05
[[35mlola[0m][I] time limit : 2501 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 886
[[35mlola[0m][I] fired transitions : 886
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 254 m, -20457 m/sec, 253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 279 m, 5 m/sec, 278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 287 m, 1 m/sec, 286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 609 m, 64 m/sec, 608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 637 m, 5 m/sec, 636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 665 m, 5 m/sec, 664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 691 m, 5 m/sec, 690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 719 m, 5 m/sec, 718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 746 m, 5 m/sec, 745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 768 m, 4 m/sec, 767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 789 m, 4 m/sec, 788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 814 m, 5 m/sec, 813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 853 m, 7 m/sec, 852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 3470 m, 523 m/sec, 39589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 7368 m, 779 m/sec, 108872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 11172 m, 760 m/sec, 189661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 14894 m, 744 m/sec, 276874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 18752 m, 771 m/sec, 345432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 22628 m, 775 m/sec, 413539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 26276 m, 729 m/sec, 501535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 29892 m, 723 m/sec, 593113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 33477 m, 717 m/sec, 685822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 36987 m, 702 m/sec, 784276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 40292 m, 661 m/sec, 897712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 44224 m, 786 m/sec, 963298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 48141 m, 783 m/sec, 1030706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 51838 m, 739 m/sec, 1116262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 55773 m, 787 m/sec, 1197191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 59638 m, 773 m/sec, 1266182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 63413 m, 755 m/sec, 1343057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 67015 m, 720 m/sec, 1436581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 70645 m, 726 m/sec, 1528362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 74263 m, 723 m/sec, 1618665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 77669 m, 681 m/sec, 1725048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 81091 m, 684 m/sec, 1829023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 84697 m, 721 m/sec, 1920654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 88297 m, 720 m/sec, 2013900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/192 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 91731 m, 686 m/sec, 2123583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 PhaseVariation-PT-D30CS010-LTLCardinality-09
[[35mlola[0m][I] time limit : 192 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PhaseVariation-PT-D30CS010-LTLCardinality-05
[[35mlola[0m][I] time limit : 2306 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 886
[[35mlola[0m][I] fired transitions : 886
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 252 m, -18295 m/sec, 251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 257 m, 1 m/sec, 256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 280 m, 4 m/sec, 279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 286 m, 1 m/sec, 285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 302 m, 3 m/sec, 301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 612 m, 62 m/sec, 611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 637 m, 5 m/sec, 636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 662 m, 5 m/sec, 661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 685 m, 4 m/sec, 684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 710 m, 5 m/sec, 709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 739 m, 5 m/sec, 738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 762 m, 4 m/sec, 761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 782 m, 4 m/sec, 781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 805 m, 4 m/sec, 804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 837 m, 6 m/sec, 836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 1723 m, 177 m/sec, 12539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 4506 m, 556 m/sec, 59888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 7298 m, 558 m/sec, 107807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 10011 m, 542 m/sec, 160671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 12603 m, 518 m/sec, 222989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 15233 m, 526 m/sec, 282265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 17997 m, 552 m/sec, 330818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 20736 m, 547 m/sec, 376273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 23391 m, 531 m/sec, 430233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 25976 m, 517 m/sec, 492797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 28497 m, 504 m/sec, 560210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 31027 m, 506 m/sec, 624209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 33567 m, 508 m/sec, 687430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 36086 m, 503 m/sec, 756518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 38500 m, 482 m/sec, 833758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 40965 m, 493 m/sec, 907203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 43727 m, 552 m/sec, 953837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 46464 m, 547 m/sec, 1001399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 49137 m, 534 m/sec, 1052420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 51705 m, 513 m/sec, 1113110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 54339 m, 526 m/sec, 1174538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 57135 m, 559 m/sec, 1223384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/192 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 59976 m, 568 m/sec, 1271253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 28 PhaseVariation-PT-D30CS010-LTLCardinality-08
[[35mlola[0m][I] time limit : 191 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PhaseVariation-PT-D30CS010-LTLCardinality-05
[[35mlola[0m][I] time limit : 2111 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 886
[[35mlola[0m][I] fired transitions : 886
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 254 m, -11944 m/sec, 253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 261 m, 1 m/sec, 260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 286 m, 5 m/sec, 285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 590 m, 60 m/sec, 589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 628 m, 7 m/sec, 627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 655 m, 5 m/sec, 654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 682 m, 5 m/sec, 681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 707 m, 5 m/sec, 706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 736 m, 5 m/sec, 735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 759 m, 4 m/sec, 758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 779 m, 4 m/sec, 778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 801 m, 4 m/sec, 800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 830 m, 5 m/sec, 829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 1353 m, 104 m/sec, 7098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 5186 m, 766 m/sec, 74685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 9045 m, 771 m/sec, 139489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 12651 m, 721 m/sec, 224029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 16397 m, 749 m/sec, 300383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 20227 m, 766 m/sec, 368817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 23943 m, 743 m/sec, 443589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 27481 m, 707 m/sec, 535544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 31060 m, 715 m/sec, 625016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 34645 m, 717 m/sec, 714587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 38043 m, 679 m/sec, 818980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 41526 m, 696 m/sec, 916092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 45376 m, 770 m/sec, 983946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 49188 m, 762 m/sec, 1053450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 52802 m, 722 m/sec, 1142414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 56759 m, 791 m/sec, 1216095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/211 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 60920 m, 832 m/sec, 1287583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 64850 m, 786 m/sec, 1377477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 68627 m, 755 m/sec, 1474430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 72324 m, 739 m/sec, 1570890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 75992 m, 733 m/sec, 1668800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 79424 m, 686 m/sec, 1785318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 82574 m, 630 m/sec, 1864254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 84532 m, 391 m/sec, 1917126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 86529 m, 399 m/sec, 1963593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 195/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 88461 m, 386 m/sec, 2019002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 200/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 90329 m, 373 m/sec, 2078163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 205/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 93906 m, 715 m/sec, 2188936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 210/211 2/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 97608 m, 740 m/sec, 2285291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 PhaseVariation-PT-D30CS010-LTLCardinality-07
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PhaseVariation-PT-D30CS010-LTLCardinality-05
[[35mlola[0m][I] time limit : 1896 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for PhaseVariation-PT-D30CS010-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 257
[[35mlola[0m][I] fired transitions : 464
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 253 m, -19471 m/sec, 252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 257 m, 0 m/sec, 256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 284 m, 5 m/sec, 283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 287 m, 0 m/sec, 286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 538 m, 50 m/sec, 537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 619 m, 16 m/sec, 618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 639 m, 4 m/sec, 638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 658 m, 3 m/sec, 657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 680 m, 4 m/sec, 679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 697 m, 3 m/sec, 696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 719 m, 4 m/sec, 718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 739 m, 4 m/sec, 738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 758 m, 3 m/sec, 757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 774 m, 3 m/sec, 773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 790 m, 3 m/sec, 789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 808 m, 3 m/sec, 807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 834 m, 5 m/sec, 833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 913 m, 15 m/sec, 977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 3669 m, 551 m/sec, 43613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 5969 m, 460 m/sec, 86762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 9007 m, 607 m/sec, 138938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 11459 m, 490 m/sec, 195341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 14030 m, 514 m/sec, 264824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 16982 m, 590 m/sec, 311480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 19089 m, 421 m/sec, 350615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 21696 m, 521 m/sec, 393942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 24040 m, 468 m/sec, 446126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 26388 m, 469 m/sec, 504590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 28649 m, 452 m/sec, 564245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 31142 m, 498 m/sec, 627388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/210 1/5 PhaseVariation-PT-D30CS010-LTLCardinality-05 33442 m, 460 m/sec, 685021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D30CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D30CS010-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D30CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D30CS010"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PhaseVariation-PT-D30CS010, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408700363"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D30CS010.tgz
mv PhaseVariation-PT-D30CS010 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;