About the Execution of LoLA for PhaseVariation-PT-D20CS010
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
4677.504 | 3600000.00 | 2887876.00 | 13019.80 | ?????F?????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408700347.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PhaseVariation-PT-D20CS010, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408700347
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 14M
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.7K May 19 07:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Apr 11 21:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 159K Apr 11 21:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 11 21:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Apr 11 21:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 13M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-00
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-01
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-02
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-03
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-04
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-05
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-06
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-07
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-08
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-09
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-10
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-11
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-12
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-13
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-14
FORMULA_NAME PhaseVariation-PT-D20CS010-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717194491231
FORMULA PhaseVariation-PT-D20CS010-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 52 transitions removed,2 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 PhaseVariation-PT-D20CS010-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for PhaseVariation-PT-D20CS010-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 27 PhaseVariation-PT-D20CS010-LTLCardinality-09
[[35mlola[0m][I] time limit : 216 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 27 PhaseVariation-PT-D20CS010-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 27 PhaseVariation-PT-D20CS010-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 53 (type FNDP) for PhaseVariation-PT-D20CS010-LTLCardinality-09 (obsolete)
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for PhaseVariation-PT-D20CS010-LTLCardinality-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for PhaseVariation-PT-D20CS010-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for PhaseVariation-PT-D20CS010-LTLCardinality-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-31 22:30:43] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 PhaseVariation-PT-D20CS010-LTLCardinality-11
[[35mlola[0m][I] time limit : 245 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 467
[[35mlola[0m][I] fired transitions : 602
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 PhaseVariation-PT-D20CS010-LTLCardinality-13
[[35mlola[0m][I] time limit : 264 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 PhaseVariation-PT-D20CS010-LTLCardinality-14
[[35mlola[0m][I] time limit : 286 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 PhaseVariation-PT-D20CS010-LTLCardinality-04
[[35mlola[0m][I] time limit : 312 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 3/312 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-04 55 m, 11 m/sec, 54 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 8/312 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-04 96 m, 8 m/sec, 95 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 13/312 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-04 137 m, 8 m/sec, 136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 18/312 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-04 178 m, 8 m/sec, 177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 23/312 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-04 214 m, 7 m/sec, 213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 28/312 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-04 248 m, 6 m/sec, 247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 401
[[35mlola[0m][I] fired transitions : 401
[[35mlola[0m][I] time used : 31
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 PhaseVariation-PT-D20CS010-LTLCardinality-12
[[35mlola[0m][I] time limit : 340 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 2/340 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 7823 m, 1564 m/sec, 130949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 7/340 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 33430 m, 5121 m/sec, 692205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 12/340 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 57801 m, 4874 m/sec, 1270201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 17/340 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 82185 m, 4876 m/sec, 1845461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 22/340 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 104047 m, 4372 m/sec, 2456315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 27/340 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 124808 m, 4152 m/sec, 3085234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 32/340 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 150566 m, 5151 m/sec, 3644204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 37/340 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 172731 m, 4433 m/sec, 4250939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 42/340 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 193643 m, 4182 m/sec, 4869433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 47/340 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 217232 m, 4717 m/sec, 5451195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 52/340 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 241396 m, 4832 m/sec, 6023732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 57/340 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 262755 m, 4271 m/sec, 6633225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 62/340 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 282661 m, 3981 m/sec, 7266134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 67/340 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 302106 m, 3889 m/sec, 7904757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 72/340 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 323280 m, 4234 m/sec, 8512090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 77/340 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 341496 m, 3643 m/sec, 9161343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 82/340 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 360170 m, 3734 m/sec, 9812838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 87/340 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 386060 m, 5178 m/sec, 10370172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 92/340 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 410419 m, 4871 m/sec, 10946727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 97/340 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 434517 m, 4819 m/sec, 11521955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 102/340 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 456592 m, 4415 m/sec, 12124283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 107/340 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 476456 m, 3972 m/sec, 12759014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 112/340 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 502573 m, 5223 m/sec, 13307233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 117/340 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 524586 m, 4402 m/sec, 13910300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 122/340 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 545619 m, 4206 m/sec, 14520391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 127/340 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 568771 m, 4630 m/sec, 15102511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 132/340 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 592755 m, 4796 m/sec, 15669192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 137/340 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 614676 m, 4384 m/sec, 16272591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 142/340 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 633971 m, 3859 m/sec, 16913917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 147/340 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 654299 m, 4065 m/sec, 17537453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 152/340 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 675110 m, 4162 m/sec, 18151846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 157/340 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 693750 m, 3728 m/sec, 18795624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 162/340 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 710223 m, 3294 m/sec, 19473126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 167/340 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 732294 m, 4414 m/sec, 20077601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 172/340 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 751480 m, 3837 m/sec, 20721187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 177/340 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 771414 m, 3986 m/sec, 21350683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 182/340 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 791551 m, 4027 m/sec, 21974650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 187/340 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 809904 m, 3670 m/sec, 22625108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 192/340 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 825993 m, 3217 m/sec, 23309867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 197/340 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 847436 m, 4288 m/sec, 23921939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 202/340 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 866312 m, 3775 m/sec, 24565959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 207/340 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 885338 m, 3805 m/sec, 25206428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 212/340 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 902448 m, 3422 m/sec, 25872487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 217/340 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 922136 m, 3937 m/sec, 26503281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 222/340 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 941994 m, 3971 m/sec, 27130642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 227/340 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 960438 m, 3688 m/sec, 27775529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 232/340 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 977699 m, 3452 m/sec, 28439335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 237/340 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 995003 m, 3460 m/sec, 29100572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 242/340 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1011139 m, 3227 m/sec, 29779771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 247/340 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1029092 m, 3590 m/sec, 30426382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 252/340 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1045033 m, 3188 m/sec, 31101761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 257/340 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1059653 m, 2924 m/sec, 31797733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 262/340 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1083094 m, 4688 m/sec, 32378984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 267/340 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1106669 m, 4715 m/sec, 32957970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 272/340 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1130198 m, 4705 m/sec, 33537224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 277/340 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1154151 m, 4790 m/sec, 34107657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 282/340 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1174807 m, 4131 m/sec, 34727760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 287/340 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1198433 m, 4725 m/sec, 35307467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 292/340 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1221759 m, 4665 m/sec, 35890597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 297/340 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1244397 m, 4527 m/sec, 36479484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 302/340 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1264827 m, 4086 m/sec, 37100531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 307/340 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1288451 m, 4724 m/sec, 37677227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 312/340 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1312004 m, 4710 m/sec, 38250085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 317/340 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1332546 m, 4108 m/sec, 38867467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 322/340 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1352884 m, 4067 m/sec, 39485303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 327/340 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1373115 m, 4046 m/sec, 40105540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 332/340 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1392192 m, 3815 m/sec, 40738910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 337/340 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-12 1409890 m, 3539 m/sec, 41381664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 PhaseVariation-PT-D20CS010-LTLCardinality-10
[[35mlola[0m][I] time limit : 340 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 PhaseVariation-PT-D20CS010-LTLCardinality-12
[[35mlola[0m][I] time limit : 3066 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 645
[[35mlola[0m][I] fired transitions : 645
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 5/340 1/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 27550 m, -276468 m/sec, 539949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 10/340 1/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 51938 m, 4877 m/sec, 1118837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 15/340 1/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 76196 m, 4851 m/sec, 1698230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 20/340 1/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 98590 m, 4478 m/sec, 2299442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 25/340 2/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 117851 m, 3852 m/sec, 2946230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 30/340 2/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 144546 m, 5339 m/sec, 3493257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 35/340 2/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 167346 m, 4560 m/sec, 4094772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 40/340 2/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 188734 m, 4277 m/sec, 4709381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 45/340 3/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 211530 m, 4559 m/sec, 5302884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 50/340 3/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 235735 m, 4841 m/sec, 5877060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 55/340 3/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 257943 m, 4441 m/sec, 6477410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 60/340 3/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 276887 m, 3788 m/sec, 7125040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 65/340 3/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 297952 m, 4213 m/sec, 7739486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 70/340 3/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 318627 m, 4135 m/sec, 8356524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 75/340 4/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 337472 m, 3769 m/sec, 8999731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 80/340 4/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 353882 m, 3282 m/sec, 9678766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 85/340 4/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 380416 m, 5306 m/sec, 10227133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 90/340 4/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 405124 m, 4941 m/sec, 10811818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 95/340 4/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 429601 m, 4895 m/sec, 11399996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 100/340 5/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 452360 m, 4551 m/sec, 12008244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 105/340 5/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 471955 m, 3919 m/sec, 12661659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 110/340 5/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 498834 m, 5375 m/sec, 13216520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 115/340 5/5 PhaseVariation-PT-D20CS010-LTLCardinality-12 521886 m, 4610 m/sec, 13825563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 41 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 PhaseVariation-PT-D20CS010-LTLCardinality-08
[[35mlola[0m][I] time limit : 368 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 398
[[35mlola[0m][I] fired transitions : 398
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 PhaseVariation-PT-D20CS010-LTLCardinality-07
[[35mlola[0m][I] time limit : 420 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 398
[[35mlola[0m][I] fired transitions : 398
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 PhaseVariation-PT-D20CS010-LTLCardinality-06
[[35mlola[0m][I] time limit : 491 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 398
[[35mlola[0m][I] fired transitions : 398
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 PhaseVariation-PT-D20CS010-LTLCardinality-03
[[35mlola[0m][I] time limit : 589 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 16
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PhaseVariation-PT-D20CS010-LTLCardinality-02
[[35mlola[0m][I] time limit : 736 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 405
[[35mlola[0m][I] fired transitions : 411
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 PhaseVariation-PT-D20CS010-LTLCardinality-00
[[35mlola[0m][I] time limit : 982 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for PhaseVariation-PT-D20CS010-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 398
[[35mlola[0m][I] fired transitions : 398
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PhaseVariation-PT-D20CS010-LTLCardinality-01
[[35mlola[0m][I] time limit : 1473 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 108 m, 21 m/sec, 107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 128 m, 4 m/sec, 127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 149 m, 4 m/sec, 148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 169 m, 4 m/sec, 168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 186 m, 3 m/sec, 185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 229 m, 8 m/sec, 228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 254 m, 5 m/sec, 253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 287 m, 6 m/sec, 286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 5509 m, 1044 m/sec, 89229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 16348 m, 2167 m/sec, 303717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 27068 m, 2144 m/sec, 524207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 36937 m, 1973 m/sec, 754708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 47702 m, 2153 m/sec, 969820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 58460 m, 2151 m/sec, 1186032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 69031 m, 2114 m/sec, 1411907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 79101 m, 2014 m/sec, 1661475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 89345 m, 2048 m/sec, 1902316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 99512 m, 2033 m/sec, 2148019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 109362 m, 1970 m/sec, 2410205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/1473 1/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 119133 m, 1954 m/sec, 2672676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 130059 m, 2185 m/sec, 2880791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 140922 m, 2172 m/sec, 3090113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 151290 m, 2073 m/sec, 3325477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 161662 m, 2074 m/sec, 3559858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 172369 m, 2141 m/sec, 3775120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 183185 m, 2163 m/sec, 3985756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 193428 m, 2048 m/sec, 4225104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 203599 m, 2034 m/sec, 4468088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 213615 m, 2003 m/sec, 4719909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 223549 m, 1986 m/sec, 4974936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 233408 m, 1971 m/sec, 5231872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/1473 2/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 243263 m, 1971 m/sec, 5495821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 253062 m, 1959 m/sec, 5764422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 262796 m, 1946 m/sec, 6034896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 272342 m, 1909 m/sec, 6311585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 282021 m, 1935 m/sec, 6583680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 291827 m, 1961 m/sec, 6850045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 301612 m, 1957 m/sec, 7117986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 311126 m, 1902 m/sec, 7396975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 320576 m, 1890 m/sec, 7681477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 330094 m, 1903 m/sec, 7961370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 339638 m, 1908 m/sec, 8238114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 349013 m, 1875 m/sec, 8520678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 358934 m, 1984 m/sec, 8775066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/1473 3/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 369706 m, 2154 m/sec, 8987760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 380460 m, 2150 m/sec, 9201692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 390727 m, 2053 m/sec, 9440836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 401403 m, 2135 m/sec, 9658508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 412079 m, 2135 m/sec, 9875265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 422674 m, 2119 m/sec, 10096291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 432771 m, 2019 m/sec, 10341968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 442955 m, 2036 m/sec, 10582682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 453046 m, 2018 m/sec, 10830157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 462900 m, 1970 m/sec, 11088583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 472546 m, 1929 m/sec, 11354588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 280/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 482438 m, 1978 m/sec, 11616147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 285/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 492201 m, 1952 m/sec, 11886235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 290/1473 4/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 501729 m, 1905 m/sec, 12167591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 295/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 510952 m, 1844 m/sec, 12463815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 300/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 520711 m, 1951 m/sec, 12730466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 305/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 530366 m, 1931 m/sec, 13002383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 310/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 539923 m, 1911 m/sec, 13280381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 315/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 549195 m, 1854 m/sec, 13572227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 320/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 558459 m, 1852 m/sec, 13864916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 325/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 567530 m, 1814 m/sec, 14169146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 330/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 576649 m, 1823 m/sec, 14468181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 335/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 585595 m, 1789 m/sec, 14775305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 340/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 595197 m, 1920 m/sec, 15049264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 345/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 605969 m, 2154 m/sec, 15261430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 350/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 616698 m, 2145 m/sec, 15475142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 355/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 626961 m, 2052 m/sec, 15714186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 360/1473 5/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 637615 m, 2130 m/sec, 15931018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 365/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 648286 m, 2134 m/sec, 16147740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 370/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 658873 m, 2117 m/sec, 16368634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 375/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 668956 m, 2016 m/sec, 16613916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 380/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 679156 m, 2040 m/sec, 16855228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 385/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 689248 m, 2018 m/sec, 17102590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 390/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 699103 m, 1971 m/sec, 17361124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 395/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 708754 m, 1930 m/sec, 17627281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 400/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 718650 m, 1979 m/sec, 17889003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 405/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 728385 m, 1947 m/sec, 18158201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 410/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 737886 m, 1900 m/sec, 18438765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 415/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 747107 m, 1844 m/sec, 18734957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 420/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 756853 m, 1949 m/sec, 19000967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 425/1473 6/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 766507 m, 1930 m/sec, 19273372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 430/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 776038 m, 1906 m/sec, 19550806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 435/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 785310 m, 1854 m/sec, 19842118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 440/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 794563 m, 1850 m/sec, 20134312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 445/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 803621 m, 1811 m/sec, 20437592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 450/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 812729 m, 1821 m/sec, 20736152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 455/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 821664 m, 1787 m/sec, 21042788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 460/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 830847 m, 1836 m/sec, 21339051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 465/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 840597 m, 1950 m/sec, 21607259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 470/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 850473 m, 1975 m/sec, 21867771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 475/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 859987 m, 1902 m/sec, 22141293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 480/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 869437 m, 1890 m/sec, 22411017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 485/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 879051 m, 1922 m/sec, 22673992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 490/1473 7/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 888774 m, 1944 m/sec, 22931428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 495/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 898201 m, 1885 m/sec, 23203096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 500/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 907520 m, 1863 m/sec, 23477118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 505/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 916836 m, 1863 m/sec, 23753161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 510/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 926138 m, 1860 m/sec, 24028858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 515/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 935284 m, 1829 m/sec, 24310767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 520/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 944403 m, 1823 m/sec, 24588882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 525/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 953503 m, 1820 m/sec, 24880072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 530/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 962439 m, 1787 m/sec, 25180246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 535/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 971360 m, 1784 m/sec, 25480405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 540/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 980133 m, 1754 m/sec, 25787793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 545/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 989002 m, 1773 m/sec, 26088844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 550/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 997940 m, 1787 m/sec, 26386735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 555/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1007014 m, 1814 m/sec, 26678494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 560/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1015773 m, 1751 m/sec, 26984915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 565/1473 8/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1024427 m, 1730 m/sec, 27292631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 570/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1033142 m, 1743 m/sec, 27599503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 575/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1041752 m, 1722 m/sec, 27912218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 580/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1050334 m, 1716 m/sec, 28226786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 585/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1058908 m, 1714 m/sec, 28536616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 590/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1068136 m, 1845 m/sec, 28783800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 595/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1078632 m, 2099 m/sec, 28990979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 600/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1089071 m, 2087 m/sec, 29200193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 605/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1099053 m, 1996 m/sec, 29432938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 610/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1109410 m, 2071 m/sec, 29645009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 615/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1119751 m, 2068 m/sec, 29855485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 620/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1129915 m, 2032 m/sec, 30065052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 625/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1139840 m, 1985 m/sec, 30298405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 630/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1149709 m, 1973 m/sec, 30532437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 635/1473 9/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1159344 m, 1927 m/sec, 30779184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 640/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1168998 m, 1930 m/sec, 31023948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 645/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1178472 m, 1894 m/sec, 31275240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 650/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1188743 m, 2054 m/sec, 31489370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 655/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1199084 m, 2068 m/sec, 31701023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 660/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1209379 m, 2059 m/sec, 31914005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 665/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1219262 m, 1976 m/sec, 32149586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 670/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1229417 m, 2031 m/sec, 32348122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 675/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1239974 m, 2111 m/sec, 32556552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 680/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1250281 m, 2061 m/sec, 32779899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 685/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1260127 m, 1969 m/sec, 33024338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 690/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1270203 m, 2015 m/sec, 33259851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 695/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1280159 m, 1991 m/sec, 33500802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 700/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1289798 m, 1927 m/sec, 33756606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 705/1473 10/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1299223 m, 1885 m/sec, 34015994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 710/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1308816 m, 1918 m/sec, 34268019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 715/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1318291 m, 1895 m/sec, 34524686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 720/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1327659 m, 1873 m/sec, 34786426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 725/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1336904 m, 1849 m/sec, 35059810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 730/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1346484 m, 1916 m/sec, 35321549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 735/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1356024 m, 1908 m/sec, 35585093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 740/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1365567 m, 1908 m/sec, 35848823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 745/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1374910 m, 1868 m/sec, 36120904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 750/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1384164 m, 1850 m/sec, 36399666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 755/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1393476 m, 1862 m/sec, 36672009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 760/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1402768 m, 1858 m/sec, 36943422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 765/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1411925 m, 1831 m/sec, 37219200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 770/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1421626 m, 1940 m/sec, 37468199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 775/1473 11/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1432136 m, 2102 m/sec, 37679531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 780/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1442753 m, 2123 m/sec, 37884762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 785/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1452800 m, 2009 m/sec, 38119837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 790/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1463175 m, 2075 m/sec, 38336729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 795/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1473681 m, 2101 m/sec, 38548018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 800/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1484127 m, 2089 m/sec, 38763311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 805/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1494152 m, 2005 m/sec, 38998900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 810/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1504144 m, 1998 m/sec, 39236107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 815/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1513887 m, 1948 m/sec, 39485647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 820/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1523662 m, 1955 m/sec, 39732751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 825/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1533233 m, 1914 m/sec, 39987006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 830/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1542888 m, 1931 m/sec, 40244078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 835/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1552373 m, 1897 m/sec, 40513582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 840/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1561807 m, 1886 m/sec, 40783532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 845/1473 12/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1570978 m, 1834 m/sec, 41067944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 850/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1580316 m, 1867 m/sec, 41341791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 855/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1589769 m, 1890 m/sec, 41609335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 860/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1599383 m, 1922 m/sec, 41868830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 865/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1608513 m, 1826 m/sec, 42152842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 870/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1617487 m, 1794 m/sec, 42444421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 875/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1626435 m, 1789 m/sec, 42738342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 880/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1635481 m, 1809 m/sec, 43024780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 885/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1644191 m, 1742 m/sec, 43327307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 890/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1652836 m, 1729 m/sec, 43631676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 895/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1663305 m, 2093 m/sec, 43843134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 900/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1673878 m, 2114 m/sec, 44048038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 905/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1683995 m, 2023 m/sec, 44274620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 910/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1693847 m, 1970 m/sec, 44511172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 915/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1704437 m, 2118 m/sec, 44711347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 920/1473 13/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1715042 m, 2121 m/sec, 44917485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 925/1473 14/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1725173 m, 2026 m/sec, 45148077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D20CS010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 930/1473 14/2000 PhaseVariation-PT-D20CS010-LTLCardinality-01 1735110 m, 1987 m/sec, 45386389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D20CS010-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D20CS010-LTLCardinality-13: LTL true LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D20CS010"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PhaseVariation-PT-D20CS010, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408700347"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D20CS010.tgz
mv PhaseVariation-PT-D20CS010 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;