About the Execution of LoLA for PhaseVariation-PT-D10CS100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5864.508 | 3600000.00 | 3711389.00 | 11486.60 | F??????F???????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408700339.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PhaseVariation-PT-D10CS100, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408700339
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.4M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 107K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.8K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 11 21:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 86K Apr 11 21:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 11 21:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 75K Apr 11 21:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 2.9M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-00
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-01
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-02
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-03
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-04
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-05
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-06
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-07
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-08
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-09
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-10
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-11
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-12
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-13
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-14
FORMULA_NAME PhaseVariation-PT-D10CS100-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717188243174
FORMULA PhaseVariation-PT-D10CS100-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D10CS100-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 PhaseVariation-PT-D10CS100-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for PhaseVariation-PT-D10CS100-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 PhaseVariation-PT-D10CS100-LTLCardinality-07
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 201
[[35mlola[0m][I] fired transitions : 201
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 PhaseVariation-PT-D10CS100-LTLCardinality-01
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 18
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 PhaseVariation-PT-D10CS100-LTLCardinality-08
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 35 PhaseVariation-PT-D10CS100-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for PhaseVariation-PT-D10CS100-LTLCardinality-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 202
[[35mlola[0m][I] fired transitions : 203
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 53 PhaseVariation-PT-D10CS100-LTLCardinality-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 201
[[35mlola[0m][I] fired transitions : 201
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 PhaseVariation-PT-D10CS100-LTLCardinality-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 201
[[35mlola[0m][I] fired transitions : 201
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 PhaseVariation-PT-D10CS100-LTLCardinality-13
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 202
[[35mlola[0m][I] fired transitions : 203
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 PhaseVariation-PT-D10CS100-LTLCardinality-12
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 PhaseVariation-PT-D10CS100-LTLCardinality-11
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 201
[[35mlola[0m][I] fired transitions : 201
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 PhaseVariation-PT-D10CS100-LTLCardinality-10
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10245
[[35mlola[0m][I] fired transitions : 37711
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 PhaseVariation-PT-D10CS100-LTLCardinality-06
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 1/449 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4875 m, 975 m/sec, 75030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 6/449 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 70419 m, 13108 m/sec, 1462628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 11/449 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 128272 m, 11570 m/sec, 2987130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 16/449 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 187366 m, 11818 m/sec, 4509678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 21/449 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 243268 m, 11180 m/sec, 6041922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 26/449 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 300853 m, 11517 m/sec, 7592441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 31/449 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 359284 m, 11686 m/sec, 9139271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 36/449 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 418069 m, 11757 m/sec, 10686387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 41/449 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 474166 m, 11219 m/sec, 12239714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 46/449 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 521143 m, 9395 m/sec, 13856979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 51/449 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 567586 m, 9288 m/sec, 15476504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 56/449 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 622912 m, 11065 m/sec, 17044708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 61/449 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 673249 m, 10067 m/sec, 18638276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 66/449 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 722071 m, 9764 m/sec, 20238327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 71/449 6/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 770457 m, 9677 m/sec, 21828851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 76/449 6/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 819166 m, 9741 m/sec, 23424409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 81/449 6/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 873154 m, 10797 m/sec, 24996785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 86/449 7/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 930181 m, 11405 m/sec, 26540880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 91/449 7/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 983203 m, 10604 m/sec, 28121509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 96/449 7/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1042180 m, 11795 m/sec, 29657306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 101/449 8/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1098100 m, 11184 m/sec, 31206261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 106/449 8/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1147192 m, 9818 m/sec, 32805487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 111/449 8/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1190995 m, 8760 m/sec, 34432420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 116/449 9/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1236124 m, 9025 m/sec, 36040257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 121/449 9/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1284238 m, 9622 m/sec, 37640277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 126/449 9/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1334383 m, 10029 m/sec, 39237898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 131/449 10/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1386555 m, 10434 m/sec, 40801262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 136/449 10/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1433291 m, 9347 m/sec, 42405238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 141/449 10/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1478737 m, 9089 m/sec, 44021733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 146/449 11/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1531306 m, 10513 m/sec, 45572403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 151/449 11/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1574404 m, 8619 m/sec, 47193144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 156/449 11/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1622098 m, 9538 m/sec, 48779590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 161/449 12/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1665835 m, 8747 m/sec, 50385087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 166/449 12/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1726147 m, 12062 m/sec, 51899069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 171/449 12/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1791802 m, 13131 m/sec, 53378846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 176/449 13/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1849348 m, 11509 m/sec, 54918920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 181/449 13/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1908094 m, 11749 m/sec, 56440531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 186/449 14/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 1962167 m, 10814 m/sec, 57985753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 191/449 14/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2024290 m, 12424 m/sec, 59500488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 196/449 14/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2083454 m, 11832 m/sec, 61026418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 201/449 15/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2140666 m, 11442 m/sec, 62555402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 206/449 15/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2189188 m, 9704 m/sec, 64150888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 211/449 15/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2234498 m, 9062 m/sec, 65754973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 216/449 16/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2287759 m, 10652 m/sec, 67325089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 221/449 16/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2341570 m, 10762 m/sec, 68876625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 226/449 16/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2389048 m, 9495 m/sec, 70461486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 231/449 17/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2440369 m, 10264 m/sec, 72010511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 236/449 17/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2487448 m, 9415 m/sec, 73593184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 241/449 17/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2537836 m, 10077 m/sec, 75160682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 246/449 18/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2595505 m, 11533 m/sec, 76697187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 251/449 18/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2650864 m, 11071 m/sec, 78235268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 256/449 19/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2710279 m, 11883 m/sec, 79747452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 261/449 19/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2765161 m, 10976 m/sec, 81282760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 266/449 19/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2816709 m, 10309 m/sec, 82843706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 271/449 20/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2862193 m, 9096 m/sec, 84439603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 276/449 20/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2906155 m, 8792 m/sec, 86041605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 281/449 20/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 2951851 m, 9139 m/sec, 87639825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 286/449 21/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3003400 m, 10309 m/sec, 89205177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 291/449 21/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3056761 m, 10672 m/sec, 90747051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 296/449 21/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3105199 m, 9687 m/sec, 92318635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 301/449 21/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3147670 m, 8494 m/sec, 93935664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 306/449 22/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3201181 m, 10702 m/sec, 95468209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 311/449 22/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3246637 m, 9091 m/sec, 97046989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 316/449 22/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3294082 m, 9489 m/sec, 98613762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 321/449 23/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3337513 m, 8686 m/sec, 100208668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 326/449 23/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3388493 m, 10196 m/sec, 101781631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 331/449 23/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3446023 m, 11506 m/sec, 103331428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 336/449 24/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3493090 m, 9413 m/sec, 104951261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 341/449 24/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3544975 m, 10377 m/sec, 106540749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 346/449 24/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3594493 m, 9903 m/sec, 108128731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 351/449 25/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3639748 m, 9051 m/sec, 109738786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 356/449 25/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3691849 m, 10420 m/sec, 111323061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 361/449 25/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3740546 m, 9739 m/sec, 112899100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 366/449 26/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3791434 m, 10177 m/sec, 114452263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 371/449 26/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3837055 m, 9124 m/sec, 116039900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 376/449 26/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3877456 m, 8080 m/sec, 117665794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 381/449 27/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3916245 m, 7757 m/sec, 119287637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 386/449 27/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 3961957 m, 9142 m/sec, 120881311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 391/449 27/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4007605 m, 9129 m/sec, 122454190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 396/449 28/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4046677 m, 7814 m/sec, 123988505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 401/449 28/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4090909 m, 8846 m/sec, 125563347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 406/449 28/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4131049 m, 8028 m/sec, 127161927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 411/449 28/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4172485 m, 8287 m/sec, 128752233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 416/449 29/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4215268 m, 8556 m/sec, 130340924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 421/449 29/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4263508 m, 9648 m/sec, 131912144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 426/449 29/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4311145 m, 9527 m/sec, 133478300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 431/449 30/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4357948 m, 9360 m/sec, 135050822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 436/449 30/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4405696 m, 9549 m/sec, 136611533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 441/449 30/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4453360 m, 9532 m/sec, 138166140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 446/449 31/2000 PhaseVariation-PT-D10CS100-LTLCardinality-06 4495921 m, 8512 m/sec, 139753810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 27 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 19 PhaseVariation-PT-D10CS100-LTLCardinality-05
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 PhaseVariation-PT-D10CS100-LTLCardinality-06
[[35mlola[0m][I] time limit : 3142 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 5/448 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 86668 m, 17333 m/sec, 1357950 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 5/3142 1/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 65305 m, -886123 m/sec, 1326660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 10/448 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 169479 m, 16562 m/sec, 2787670 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 10/392 1/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 121438 m, 11226 m/sec, 2772679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 15/448 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 252017 m, 16507 m/sec, 4226363 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 15/392 2/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 180505 m, 11813 m/sec, 4324288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 20/448 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 332760 m, 16148 m/sec, 5682931 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 20/392 2/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 238085 m, 11516 m/sec, 5864452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 25/448 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 408354 m, 15118 m/sec, 7226653 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 25/392 2/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 292521 m, 10887 m/sec, 7410692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 30/448 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 486437 m, 15616 m/sec, 8754570 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 30/392 3/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 351307 m, 11757 m/sec, 8935215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 35/448 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 559399 m, 14592 m/sec, 10290471 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 35/392 3/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 410416 m, 11821 m/sec, 10448134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 40/448 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 645027 m, 17125 m/sec, 11795219 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 40/392 4/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 465681 m, 11053 m/sec, 11973497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 45/448 6/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 730083 m, 17011 m/sec, 13291347 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 45/392 4/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 512104 m, 9284 m/sec, 13558552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 50/448 6/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 803102 m, 14603 m/sec, 14833257 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 50/392 4/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 556570 m, 8893 m/sec, 15148165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 55/448 7/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 876235 m, 14626 m/sec, 16373675 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 55/392 5/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 609478 m, 10581 m/sec, 16707369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 60/448 7/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 953100 m, 15373 m/sec, 17894513 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 60/392 5/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 661762 m, 10456 m/sec, 18254036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 65/448 8/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1027743 m, 14928 m/sec, 19409292 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 65/392 5/5 PhaseVariation-PT-D10CS100-LTLCardinality-06 708406 m, 9328 m/sec, 19836067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 27 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 70/448 8/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1097850 m, 14021 m/sec, 20944286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 75/448 9/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1185603 m, 17550 m/sec, 22408928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 80/448 9/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1270883 m, 17056 m/sec, 23880776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 85/448 10/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1351489 m, 16121 m/sec, 25269559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 90/448 11/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1436189 m, 16940 m/sec, 26732903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 95/448 11/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1508914 m, 14545 m/sec, 28235815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 100/448 12/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1585253 m, 15267 m/sec, 29724907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 105/448 12/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1660337 m, 15016 m/sec, 31202557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 110/448 13/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1741981 m, 16328 m/sec, 32668449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 115/448 13/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1824768 m, 16557 m/sec, 34134746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 120/448 14/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1901307 m, 15307 m/sec, 35615249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 125/448 14/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 1970211 m, 13780 m/sec, 37117221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 130/448 15/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2047283 m, 15414 m/sec, 38593011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 135/448 15/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2118852 m, 14313 m/sec, 40079578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 140/448 16/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2191388 m, 14507 m/sec, 41551299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 145/448 16/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2263477 m, 14417 m/sec, 43044404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 150/448 17/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2341749 m, 15654 m/sec, 44555908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 155/448 18/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2416708 m, 14991 m/sec, 46064941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 160/448 18/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2491954 m, 15049 m/sec, 47569783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 165/448 19/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2564492 m, 14507 m/sec, 49055330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 170/448 19/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2627173 m, 12536 m/sec, 50547078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 175/448 20/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2695969 m, 13759 m/sec, 52070079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 180/448 20/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2762828 m, 13371 m/sec, 53591150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 185/448 20/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2831521 m, 13738 m/sec, 55101298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 190/448 21/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2904108 m, 14517 m/sec, 56612351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 195/448 21/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 2977337 m, 14645 m/sec, 58114761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 200/448 22/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3041058 m, 12744 m/sec, 59652646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 205/448 22/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3104786 m, 12745 m/sec, 61183496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 210/448 23/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3172524 m, 13547 m/sec, 62688008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 215/448 23/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3236299 m, 12755 m/sec, 64207575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 220/448 24/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3300395 m, 12819 m/sec, 65710294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 225/448 24/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3360689 m, 12058 m/sec, 67197804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 230/448 25/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3451159 m, 18094 m/sec, 68652030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 235/448 25/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3540601 m, 17888 m/sec, 70081873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 240/448 26/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3615014 m, 14882 m/sec, 71571124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 245/448 27/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3695296 m, 16056 m/sec, 73058661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 250/448 27/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3772877 m, 15516 m/sec, 74547831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 255/448 28/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3851052 m, 15635 m/sec, 76022287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 260/448 28/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 3926514 m, 15092 m/sec, 77503787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 265/448 29/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4007488 m, 16194 m/sec, 78981478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 270/448 29/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4086176 m, 15737 m/sec, 80455614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 275/448 30/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4167261 m, 16217 m/sec, 81917279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 280/448 30/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4244908 m, 15529 m/sec, 83389981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 285/448 31/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4318021 m, 14622 m/sec, 84876128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 290/448 31/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4383481 m, 13092 m/sec, 86385774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 295/448 32/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4449250 m, 13153 m/sec, 87884308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 300/448 32/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4518913 m, 13932 m/sec, 89379388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 305/448 33/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4593191 m, 14855 m/sec, 90863772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 310/448 33/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4664426 m, 14247 m/sec, 92340594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 315/448 34/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4731657 m, 13446 m/sec, 93841445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 320/448 34/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4801376 m, 13943 m/sec, 95331391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 325/448 35/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4872570 m, 14238 m/sec, 96800511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 330/448 35/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 4939459 m, 13377 m/sec, 98289776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 335/448 36/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5003826 m, 12873 m/sec, 99788210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 340/448 36/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5076121 m, 14459 m/sec, 101278098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 345/448 37/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5155215 m, 15818 m/sec, 102755002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 350/448 37/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5233209 m, 15598 m/sec, 104227183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 355/448 38/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5305534 m, 14465 m/sec, 105724025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 360/448 38/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5385795 m, 16052 m/sec, 107186187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 365/448 39/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5459545 m, 14750 m/sec, 108668160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 370/448 39/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5537182 m, 15527 m/sec, 110129808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 375/448 40/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5609157 m, 14395 m/sec, 111611289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 380/448 40/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5676025 m, 13373 m/sec, 113106042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 385/448 41/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5737168 m, 12228 m/sec, 114628295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 390/448 41/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5802178 m, 13002 m/sec, 116127624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 395/448 42/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5862943 m, 12153 m/sec, 117638197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 400/448 42/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5934795 m, 14370 m/sec, 119112830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 405/448 43/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 6003585 m, 13758 m/sec, 120602385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 410/448 43/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 6077189 m, 14720 m/sec, 122069462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 415/448 44/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 6145965 m, 13755 m/sec, 123547007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 420/448 44/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 6213428 m, 13492 m/sec, 125030170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 425/448 45/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 6274651 m, 12244 m/sec, 126536797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 430/448 45/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 6343428 m, 13755 m/sec, 128021075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 435/448 46/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 6415792 m, 14472 m/sec, 129477432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 440/448 46/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 6479975 m, 12836 m/sec, 130969558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 445/448 46/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 6543936 m, 12792 m/sec, 132467252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 24 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 PhaseVariation-PT-D10CS100-LTLCardinality-04
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 19 PhaseVariation-PT-D10CS100-LTLCardinality-05
[[35mlola[0m][I] time limit : 2692 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 201
[[35mlola[0m][I] fired transitions : 201
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 5/448 1/5 PhaseVariation-PT-D10CS100-LTLCardinality-05 91867 m, -1290413 m/sec, 1462825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 10/448 2/5 PhaseVariation-PT-D10CS100-LTLCardinality-05 178604 m, 17347 m/sec, 2959241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 15/448 2/5 PhaseVariation-PT-D10CS100-LTLCardinality-05 265988 m, 17476 m/sec, 4447007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 20/448 3/5 PhaseVariation-PT-D10CS100-LTLCardinality-05 344869 m, 15776 m/sec, 5955101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 25/448 4/5 PhaseVariation-PT-D10CS100-LTLCardinality-05 421431 m, 15312 m/sec, 7465546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 30/448 4/5 PhaseVariation-PT-D10CS100-LTLCardinality-05 498099 m, 15333 m/sec, 8973411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 35/448 5/5 PhaseVariation-PT-D10CS100-LTLCardinality-05 572694 m, 14919 m/sec, 10509605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 40/448 5/5 PhaseVariation-PT-D10CS100-LTLCardinality-05 649549 m, 15371 m/sec, 11884377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 24 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 PhaseVariation-PT-D10CS100-LTLCardinality-03
[[35mlola[0m][I] time limit : 529 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 201
[[35mlola[0m][I] fired transitions : 201
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 PhaseVariation-PT-D10CS100-LTLCardinality-02
[[35mlola[0m][I] time limit : 661 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10210
[[35mlola[0m][I] fired transitions : 37614
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 PhaseVariation-PT-D10CS100-LTLCardinality-01
[[35mlola[0m][I] time limit : 882 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 35 PhaseVariation-PT-D10CS100-LTLCardinality-09
[[35mlola[0m][I] time limit : 1323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for PhaseVariation-PT-D10CS100-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 PhaseVariation-PT-D10CS100-LTLCardinality-05
[[35mlola[0m][I] time limit : 2647 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 5445 m, 1089 m/sec, 96234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 18629 m, 2636 m/sec, 380423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 31433 m, 2560 m/sec, 661028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 42181 m, 2149 m/sec, 971412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 53007 m, 2165 m/sec, 1269363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 64776 m, 2353 m/sec, 1559819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 75832 m, 2211 m/sec, 1859459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 87162 m, 2266 m/sec, 2183104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 97311 m, 2029 m/sec, 2463832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 108744 m, 2286 m/sec, 2762663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 120637 m, 2378 m/sec, 3073891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/2647 1/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 131921 m, 2256 m/sec, 3357048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 143184 m, 2252 m/sec, 3652698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 153983 m, 2159 m/sec, 3951771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 163414 m, 1886 m/sec, 4251668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 172370 m, 1791 m/sec, 4572732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 182176 m, 1961 m/sec, 4916961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 190519 m, 1668 m/sec, 5187626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 200995 m, 2095 m/sec, 5503852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 212960 m, 2393 m/sec, 5840669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 221598 m, 1727 m/sec, 6111135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 230691 m, 1818 m/sec, 6437711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 240093 m, 1880 m/sec, 6726209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 251876 m, 2356 m/sec, 7076932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 264559 m, 2536 m/sec, 7506033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 270402 m, 1168 m/sec, 7717083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/2647 2/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 278156 m, 1550 m/sec, 7991174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 288836 m, 2136 m/sec, 8280749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 300955 m, 2423 m/sec, 8607594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 312459 m, 2300 m/sec, 8911989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 322735 m, 2055 m/sec, 9221781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 333286 m, 2110 m/sec, 9509405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 344416 m, 2226 m/sec, 9790735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 355393 m, 2195 m/sec, 10095179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 366548 m, 2231 m/sec, 10417473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 375227 m, 1735 m/sec, 10687350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 384436 m, 1841 m/sec, 10997593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 392861 m, 1685 m/sec, 11308847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 402115 m, 1850 m/sec, 11637926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 412351 m, 2047 m/sec, 12022877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/2647 3/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 418316 m, 1193 m/sec, 12262989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 428938 m, 2124 m/sec, 12571687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 215/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 438785 m, 1969 m/sec, 12888791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 220/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 448909 m, 2024 m/sec, 13183291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 225/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 460010 m, 2220 m/sec, 13527358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 230/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 468521 m, 1702 m/sec, 13807720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 235/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 477588 m, 1813 m/sec, 14125047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 240/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 486664 m, 1815 m/sec, 14462637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 245/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 495755 m, 1818 m/sec, 14759727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 250/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 506835 m, 2216 m/sec, 15078705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 255/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 517876 m, 2208 m/sec, 15442511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 260/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 524450 m, 1314 m/sec, 15711851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 265/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 539039 m, 2917 m/sec, 16189473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 270/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 545278 m, 1247 m/sec, 16424120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 275/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 552698 m, 1484 m/sec, 16695527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 280/2647 4/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 559662 m, 1392 m/sec, 16964822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 285/2647 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 573331 m, 2733 m/sec, 17247018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 290/2647 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 586604 m, 2654 m/sec, 17517162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 295/2647 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 598175 m, 2314 m/sec, 17821911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 300/2647 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 608620 m, 2089 m/sec, 18121352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 305/2647 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 620956 m, 2467 m/sec, 18416008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 310/2647 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 631848 m, 2178 m/sec, 18718427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 315/2647 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 645619 m, 2754 m/sec, 19076421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-05: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D10CS100-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 320/2647 5/2000 PhaseVariation-PT-D10CS100-LTLCardinality-05 653716 m, 1619 m/sec, 19320715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D10CS100-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D10CS100-LTLCardinality-09: F true state space / EG[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D10CS100"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PhaseVariation-PT-D10CS100, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408700339"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D10CS100.tgz
mv PhaseVariation-PT-D10CS100 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;