About the Execution of LoLA for PhaseVariation-PT-D05CS100
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16208.104 | 1140793.00 | 2076088.00 | 5551.30 | ????????????F??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408600323.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PhaseVariation-PT-D05CS100, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408600323
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 101K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 20:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 115K Apr 11 20:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Apr 11 20:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Apr 11 20:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 633K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-00
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-01
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-02
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-03
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-04
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-05
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-06
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-07
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-08
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-09
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-10
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-11
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-12
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-13
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-14
FORMULA_NAME PhaseVariation-PT-D05CS100-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717174454142
FORMULA PhaseVariation-PT-D05CS100-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717175594935
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 PhaseVariation-PT-D05CS100-LTLCardinality-15
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type FNDP) for 37 PhaseVariation-PT-D05CS100-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type FNDP) for 40 PhaseVariation-PT-D05CS100-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 37 PhaseVariation-PT-D05CS100-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type FNDP) for PhaseVariation-PT-D05CS100-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 3 PhaseVariation-PT-D05CS100-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for PhaseVariation-PT-D05CS100-LTLCardinality-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 58 (type FNDP) for PhaseVariation-PT-D05CS100-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for PhaseVariation-PT-D05CS100-LTLCardinality-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/224 2/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 160416 m, 32083 m/sec, 2983907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 10/224 3/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 343998 m, 36716 m/sec, 6610725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 15/224 4/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 520444 m, 35289 m/sec, 10054496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 20/224 5/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 709918 m, 37894 m/sec, 13633079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 25/224 6/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 884112 m, 34838 m/sec, 17056825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 30/224 7/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 1055996 m, 34376 m/sec, 20451529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 35/224 8/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 1211060 m, 31012 m/sec, 23997366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 40/224 9/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 1340145 m, 25817 m/sec, 27636998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 45/224 10/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 1470964 m, 26163 m/sec, 31235229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 50/224 11/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 1602871 m, 26381 m/sec, 34810414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 55/224 12/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 1763541 m, 32134 m/sec, 38223393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 60/224 13/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 1928791 m, 33050 m/sec, 41658872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 65/224 14/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 2109041 m, 36050 m/sec, 45123832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 70/224 15/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 2276075 m, 33406 m/sec, 48572222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 75/224 16/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 2407603 m, 26305 m/sec, 52137279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 80/224 17/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 2534645 m, 25408 m/sec, 55697907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 85/224 18/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 2662928 m, 25656 m/sec, 59237750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 90/224 19/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 2792690 m, 25952 m/sec, 62714110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 95/224 20/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 2928250 m, 27112 m/sec, 66311670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 100/224 21/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 3056998 m, 25749 m/sec, 69866916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 105/224 21/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 3185606 m, 25721 m/sec, 73390637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 110/224 22/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 3313586 m, 25596 m/sec, 76852051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 115/224 23/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 3489249 m, 35132 m/sec, 80317942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 120/224 25/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 3671595 m, 36469 m/sec, 83910403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 125/224 26/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 3851058 m, 35892 m/sec, 87433729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 130/224 27/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 4002130 m, 30214 m/sec, 90993283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 135/224 28/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 4126297 m, 24833 m/sec, 94536039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 140/224 28/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 4255214 m, 25783 m/sec, 98065841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 145/224 29/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 4385503 m, 26057 m/sec, 101594860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 150/224 30/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 4520147 m, 26928 m/sec, 105096419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 155/224 31/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 4650498 m, 26070 m/sec, 108624015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 160/224 32/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 4776139 m, 25128 m/sec, 112115037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 165/224 33/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 4903152 m, 25402 m/sec, 115585119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 170/224 34/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 5034061 m, 26181 m/sec, 119022748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 175/224 34/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 5168838 m, 26955 m/sec, 122661902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 180/224 35/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 5299989 m, 26230 m/sec, 126248312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 185/224 36/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 5428480 m, 25698 m/sec, 129799795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 190/224 37/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 5555523 m, 25408 m/sec, 133286354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 195/224 38/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 5756197 m, 40134 m/sec, 136861494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 200/224 39/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 5934690 m, 35698 m/sec, 140377759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 205/224 41/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 6118225 m, 36707 m/sec, 143839531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 210/224 42/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 6266926 m, 29740 m/sec, 147519661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 215/224 43/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 6409597 m, 28534 m/sec, 151146114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 220/224 44/2000 PhaseVariation-PT-D05CS100-LTLCardinality-15 6547878 m, 27656 m/sec, 154739273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for PhaseVariation-PT-D05CS100-LTLCardinality-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 46 PhaseVariation-PT-D05CS100-LTLCardinality-14
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 PhaseVariation-PT-D05CS100-LTLCardinality-15
[[35mlola[0m][I] time limit : 3374 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for PhaseVariation-PT-D05CS100-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 18
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/224 2/5 PhaseVariation-PT-D05CS100-LTLCardinality-15 199739 m, -1269627 m/sec, 3677100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 10/224 3/5 PhaseVariation-PT-D05CS100-LTLCardinality-15 381566 m, 36365 m/sec, 7379716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 15/224 4/5 PhaseVariation-PT-D05CS100-LTLCardinality-15 571064 m, 37899 m/sec, 10996715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for PhaseVariation-PT-D05CS100-LTLCardinality-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 46 PhaseVariation-PT-D05CS100-LTLCardinality-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for PhaseVariation-PT-D05CS100-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 126
[[35mlola[0m][I] fired transitions : 126
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 PhaseVariation-PT-D05CS100-LTLCardinality-13
[[35mlola[0m][I] time limit : 258 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for PhaseVariation-PT-D05CS100-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 127
[[35mlola[0m][I] fired transitions : 127
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 30 PhaseVariation-PT-D05CS100-LTLCardinality-10
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for PhaseVariation-PT-D05CS100-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 126
[[35mlola[0m][I] fired transitions : 126
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 PhaseVariation-PT-D05CS100-LTLCardinality-09
[[35mlola[0m][I] time limit : 335 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 5/335 2/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 170476 m, 34095 m/sec, 3270485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 10/335 3/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 350060 m, 35916 m/sec, 6705588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 15/335 4/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 515417 m, 33071 m/sec, 9973419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 20/335 5/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 658741 m, 28664 m/sec, 13475379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 25/335 6/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 783034 m, 24858 m/sec, 16897666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 30/335 7/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 941298 m, 31652 m/sec, 20310028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 35/335 8/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 1109971 m, 33734 m/sec, 23651039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 40/335 9/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 1239887 m, 25983 m/sec, 27150945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 45/335 10/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 1365130 m, 25048 m/sec, 30542752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 50/335 10/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 1494111 m, 25796 m/sec, 33957462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 55/335 11/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 1618829 m, 24943 m/sec, 37387878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 60/335 12/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 1764869 m, 29208 m/sec, 40510731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 65/335 13/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 1933755 m, 33777 m/sec, 43874650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 70/335 14/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 2064372 m, 26123 m/sec, 47303102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 75/335 15/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 2189070 m, 24939 m/sec, 50689330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 80/335 16/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 2313959 m, 24977 m/sec, 53981287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 85/335 17/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 2435313 m, 24270 m/sec, 57350480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 90/335 18/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 2563882 m, 25713 m/sec, 60747291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 95/335 18/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 2689566 m, 25136 m/sec, 64245764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 100/335 19/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 2837179 m, 29522 m/sec, 67639480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 105/335 21/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 3013121 m, 35188 m/sec, 71041262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 110/335 22/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 3163820 m, 30139 m/sec, 74521937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 115/335 22/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 3298553 m, 26946 m/sec, 77993943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 120/335 23/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 3436240 m, 27537 m/sec, 81425648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 125/335 24/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 3566884 m, 26128 m/sec, 84810765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 130/335 25/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 3703548 m, 27332 m/sec, 88188018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 135/335 26/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 3830821 m, 25454 m/sec, 91512015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 140/335 27/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 3965817 m, 26999 m/sec, 94891805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 145/335 28/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 4097977 m, 26432 m/sec, 98299952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 150/335 29/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 4249320 m, 30268 m/sec, 101674684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 155/335 30/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 4398629 m, 29861 m/sec, 105132389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 160/335 31/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 4543789 m, 29032 m/sec, 108462791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 165/335 32/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 4680489 m, 27340 m/sec, 111877977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 170/335 33/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 4814901 m, 26882 m/sec, 115183841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 175/335 33/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 4932959 m, 23611 m/sec, 118382676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 180/335 34/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 5082147 m, 29837 m/sec, 121685422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 185/335 35/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 5213081 m, 26186 m/sec, 124995039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 190/335 36/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 5343668 m, 26117 m/sec, 128308527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 195/335 37/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 5486269 m, 28520 m/sec, 131624335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 200/335 38/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 5622781 m, 27302 m/sec, 134884539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 205/335 39/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 5757437 m, 26931 m/sec, 138143764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 210/335 40/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 5909073 m, 30327 m/sec, 141469849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 215/335 41/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 6082168 m, 34619 m/sec, 144883853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 220/335 42/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 6256910 m, 34948 m/sec, 148228627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 225/335 43/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 6419498 m, 32517 m/sec, 151553215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 230/335 44/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 6543548 m, 24810 m/sec, 154966328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 235/335 45/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 6663803 m, 24051 m/sec, 158270955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 240/335 46/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 6832150 m, 33669 m/sec, 161530957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 245/335 47/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 6983438 m, 30257 m/sec, 164709781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 250/335 48/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 7106292 m, 24570 m/sec, 168073814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 255/335 49/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 7227418 m, 24225 m/sec, 171378640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 260/335 49/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 7351835 m, 24883 m/sec, 174756664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 265/335 50/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 7474268 m, 24486 m/sec, 178067532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 270/335 51/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 7635043 m, 32155 m/sec, 181400214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 275/335 52/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 7801116 m, 33214 m/sec, 184693900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 280/335 53/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 7922889 m, 24354 m/sec, 188031838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 285/335 54/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 8036039 m, 22630 m/sec, 191137858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 290/335 55/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 8160464 m, 24885 m/sec, 194431129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 295/335 56/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 8276497 m, 23206 m/sec, 197636840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 300/335 56/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 8401149 m, 24930 m/sec, 200933942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 305/335 57/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 8522356 m, 24241 m/sec, 204295986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 310/335 58/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 8664948 m, 28518 m/sec, 207599980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 315/335 59/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 8835582 m, 34126 m/sec, 210904621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 320/335 60/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 8985646 m, 30012 m/sec, 214260207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 325/335 61/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 9114720 m, 25814 m/sec, 217622919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 330/335 62/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 9247152 m, 26486 m/sec, 220953709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 335/335 63/2000 PhaseVariation-PT-D05CS100-LTLCardinality-09 9375347 m, 25639 m/sec, 224251760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 28 (type EXCL) for PhaseVariation-PT-D05CS100-LTLCardinality-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 PhaseVariation-PT-D05CS100-LTLCardinality-08
[[35mlola[0m][I] time limit : 334 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 PhaseVariation-PT-D05CS100-LTLCardinality-09
[[35mlola[0m][I] time limit : 3014 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 5/334 2/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 218627 m, 43725 m/sec, 3249537 t fired, .
[[35mlola[0m][.] 28 LTL EXCL 5/3014 2/5 PhaseVariation-PT-D05CS100-LTLCardinality-09 182831 m, -1838503 m/sec, 3525409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 10/334 3/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 430449 m, 42364 m/sec, 6512859 t fired, .
[[35mlola[0m][.] 28 LTL EXCL 10/301 3/5 PhaseVariation-PT-D05CS100-LTLCardinality-09 352873 m, 34008 m/sec, 6769678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 15/334 5/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 651477 m, 44205 m/sec, 9780287 t fired, .
[[35mlola[0m][.] 28 LTL EXCL 15/301 4/5 PhaseVariation-PT-D05CS100-LTLCardinality-09 517189 m, 32863 m/sec, 10005274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 20/334 6/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 865429 m, 42790 m/sec, 13095383 t fired, .
[[35mlola[0m][.] 28 LTL EXCL 20/301 5/5 PhaseVariation-PT-D05CS100-LTLCardinality-09 653377 m, 27237 m/sec, 13312558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 28 (type EXCL) for PhaseVariation-PT-D05CS100-LTLCardinality-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 25/334 8/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 1073179 m, 41550 m/sec, 16290374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 30/334 9/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 1259037 m, 37171 m/sec, 19617082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 35/334 10/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 1432609 m, 34714 m/sec, 22950549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 40/334 11/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 1601385 m, 33755 m/sec, 26187240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 45/334 12/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 1801691 m, 40061 m/sec, 29409783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 50/334 14/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 2009171 m, 41496 m/sec, 32626564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 55/334 15/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 2214453 m, 41056 m/sec, 35772525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 60/334 16/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 2389693 m, 35048 m/sec, 39001781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 65/334 17/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 2550820 m, 32225 m/sec, 42103195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 70/334 19/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 2707958 m, 31427 m/sec, 45114220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 75/334 20/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 2880805 m, 34569 m/sec, 48296187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 80/334 21/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 3034726 m, 30784 m/sec, 51346638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 85/334 22/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 3193735 m, 31801 m/sec, 54364658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 90/334 23/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 3357396 m, 32732 m/sec, 57353511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 95/334 24/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 3565393 m, 41599 m/sec, 60520321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 100/334 26/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 3768134 m, 40548 m/sec, 63626064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 105/334 27/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 3958620 m, 38097 m/sec, 66710539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 110/334 28/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 4126511 m, 33578 m/sec, 69963593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 115/334 29/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 4294121 m, 33522 m/sec, 73185471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 120/334 30/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 4463637 m, 33903 m/sec, 76376505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 125/334 31/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 4636594 m, 34591 m/sec, 79598563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 130/334 32/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 4800653 m, 32811 m/sec, 82805246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 135/334 34/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 4966460 m, 33161 m/sec, 85967019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 140/334 35/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 5143248 m, 35357 m/sec, 89264309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 145/334 36/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 5315005 m, 34351 m/sec, 92568055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 150/334 37/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 5483039 m, 33606 m/sec, 95791952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 155/334 38/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 5687613 m, 40914 m/sec, 99065763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 160/334 40/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 5899420 m, 42361 m/sec, 102282550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 165/334 41/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 6108996 m, 41915 m/sec, 105424940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 170/334 42/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 6292058 m, 36612 m/sec, 108642192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 175/334 44/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 6468283 m, 35245 m/sec, 111929836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 180/334 45/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 6644580 m, 35259 m/sec, 115146064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 185/334 46/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 6826302 m, 36344 m/sec, 118411546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 190/334 47/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 7001046 m, 34948 m/sec, 121608655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 195/334 48/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 7171548 m, 34100 m/sec, 124744684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 200/334 49/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 7351800 m, 36050 m/sec, 127925759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 205/334 51/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 7524985 m, 34637 m/sec, 131121372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 210/334 52/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 7695506 m, 34104 m/sec, 134272724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 215/334 53/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 7861883 m, 33275 m/sec, 137225701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 220/334 54/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 8035782 m, 34779 m/sec, 140468978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 225/334 55/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 8212832 m, 35410 m/sec, 143675838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 230/334 56/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 8401591 m, 37751 m/sec, 146915651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 235/334 58/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 8615315 m, 42744 m/sec, 150191920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 240/334 59/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 8797107 m, 36358 m/sec, 153512719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 245/334 60/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 8998888 m, 40356 m/sec, 156741661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 250/334 61/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 9166704 m, 33563 m/sec, 159934118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 255/334 63/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 9341815 m, 35022 m/sec, 163056306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 260/334 64/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 9524444 m, 36525 m/sec, 166147446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 265/334 65/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 9685348 m, 32180 m/sec, 169203437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 270/334 66/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 9847393 m, 32409 m/sec, 172281145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 275/334 67/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 10025905 m, 35702 m/sec, 175265095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 280/334 68/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 10200491 m, 34917 m/sec, 178255974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 285/334 69/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 10374266 m, 34755 m/sec, 181405593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 290/334 71/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 10546893 m, 34525 m/sec, 184548009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 295/334 72/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 10725645 m, 35750 m/sec, 187763983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 300/334 73/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 10915935 m, 38058 m/sec, 190947005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 305/334 74/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 11094855 m, 35784 m/sec, 194090390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 310/334 75/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 11270959 m, 35220 m/sec, 197181730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 315/334 77/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 11444481 m, 34704 m/sec, 200251289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 320/334 78/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 11618217 m, 34747 m/sec, 203350627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 325/334 79/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 11827014 m, 41759 m/sec, 206618399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 330/334 81/2000 PhaseVariation-PT-D05CS100-LTLCardinality-08 12040017 m, 42600 m/sec, 209900421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for PhaseVariation-PT-D05CS100-LTLCardinality-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 PhaseVariation-PT-D05CS100-LTLCardinality-07
[[35mlola[0m][I] time limit : 334 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 PhaseVariation-PT-D05CS100-LTLCardinality-08
[[35mlola[0m][I] time limit : 2679 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for PhaseVariation-PT-D05CS100-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 281
[[35mlola[0m][I] fired transitions : 863
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 5/334 2/5 PhaseVariation-PT-D05CS100-LTLCardinality-08 229549 m, -2362093 m/sec, 3434508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 10/334 4/5 PhaseVariation-PT-D05CS100-LTLCardinality-08 451438 m, 44377 m/sec, 6830036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 15/334 5/5 PhaseVariation-PT-D05CS100-LTLCardinality-08 676872 m, 45086 m/sec, 10165494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for PhaseVariation-PT-D05CS100-LTLCardinality-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 PhaseVariation-PT-D05CS100-LTLCardinality-06
[[35mlola[0m][I] time limit : 379 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 5/379 2/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 209415 m, 41883 m/sec, 3939867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 10/379 3/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 396092 m, 37335 m/sec, 7801138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 15/379 4/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 581141 m, 37009 m/sec, 11640827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 20/379 6/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 757083 m, 35188 m/sec, 15467581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 25/379 7/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 944299 m, 37443 m/sec, 19230974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 30/379 8/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 1126584 m, 36457 m/sec, 22978185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 35/379 9/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 1312463 m, 37175 m/sec, 26686380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 40/379 10/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 1489906 m, 35488 m/sec, 30292706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 45/379 12/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 1692510 m, 40520 m/sec, 34016268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 50/379 13/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 1874725 m, 36443 m/sec, 37781641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 55/379 14/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 2057318 m, 36518 m/sec, 41549425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 60/379 15/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 2219497 m, 32435 m/sec, 45280362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 65/379 17/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 2407237 m, 37548 m/sec, 48953891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 70/379 18/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 2578737 m, 34300 m/sec, 52593622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 75/379 19/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 2763314 m, 36915 m/sec, 56226251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 80/379 20/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 2934977 m, 34332 m/sec, 59775061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 85/379 21/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 3107281 m, 34460 m/sec, 63386163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 90/379 22/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 3260928 m, 30729 m/sec, 67205712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 95/379 23/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 3407824 m, 29379 m/sec, 70972392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 100/379 24/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 3552403 m, 28915 m/sec, 74752565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 105/379 25/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 3686149 m, 26749 m/sec, 78503554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 110/379 26/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 3827109 m, 28192 m/sec, 82223889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 115/379 27/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 3971112 m, 28800 m/sec, 85927791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 120/379 28/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 4107602 m, 27298 m/sec, 89591110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 125/379 29/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 4253235 m, 29126 m/sec, 93272564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 130/379 30/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 4394317 m, 28216 m/sec, 96893297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 135/379 31/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 4531522 m, 27441 m/sec, 100451610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 140/379 32/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 4714365 m, 36568 m/sec, 104076561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 145/379 33/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 4898563 m, 36839 m/sec, 107784604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 150/379 34/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 5070470 m, 34381 m/sec, 111461824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 155/379 35/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 5234918 m, 32889 m/sec, 115108890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 160/379 37/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 5417825 m, 36581 m/sec, 118743857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 165/379 38/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 5586369 m, 33708 m/sec, 122319814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 170/379 39/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 5765280 m, 35782 m/sec, 125905542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 175/379 40/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 5937656 m, 34475 m/sec, 129398906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 180/379 41/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 6096002 m, 31669 m/sec, 132641172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 185/379 42/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 6217815 m, 24362 m/sec, 135361588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-11: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS100-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS100-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 192/379 42/2000 PhaseVariation-PT-D05CS100-LTLCardinality-06 6266136 m, 9664 m/sec, 136503711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D05CS100"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PhaseVariation-PT-D05CS100, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408600323"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D05CS100.tgz
mv PhaseVariation-PT-D05CS100 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;