About the Execution of LoLA for PhaseVariation-PT-D05CS010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4607.195 | 3600000.00 | 572092.00 | 12552.40 | ???????FF??F???? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408600316.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PhaseVariation-PT-D05CS010, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408600316
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 11 20:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 124K Apr 11 20:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 11 20:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Apr 11 20:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 633K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-00
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-01
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-02
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-03
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-04
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-05
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-06
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-07
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-08
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-09
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-10
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-11
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-12
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-13
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-14
FORMULA_NAME PhaseVariation-PT-D05CS010-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717170080392
FORMULA PhaseVariation-PT-D05CS010-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 52 transitions removed,2 places removed
[[35mlola[0m][I] LAUNCH task # 30 (type CNST) for 29 PhaseVariation-PT-D05CS010-LTLFireability-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 30 (type CNST) for PhaseVariation-PT-D05CS010-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 41 PhaseVariation-PT-D05CS010-LTLFireability-11
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 3 PhaseVariation-PT-D05CS010-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 15 PhaseVariation-PT-D05CS010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 15 PhaseVariation-PT-D05CS010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 28
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 PhaseVariation-PT-D05CS010-LTLFireability-08
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 22 PhaseVariation-PT-D05CS010-LTLFireability-06
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for PhaseVariation-PT-D05CS010-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for PhaseVariation-PT-D05CS010-LTLFireability-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for PhaseVariation-PT-D05CS010-LTLFireability-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for PhaseVariation-PT-D05CS010-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/276 2/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 264605 m, 52921 m/sec, 4129077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 10/276 4/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 503428 m, 47764 m/sec, 8523686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 15/276 5/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 700545 m, 39423 m/sec, 13251586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 20/276 6/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 901840 m, 40259 m/sec, 17864581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 25/276 8/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 1119698 m, 43571 m/sec, 22231635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 30/276 9/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 1327666 m, 41593 m/sec, 26592446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 35/276 10/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 1533600 m, 41186 m/sec, 31024739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 40/276 12/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 1783211 m, 49922 m/sec, 35362647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 45/276 14/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 2015577 m, 46473 m/sec, 39596095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 50/276 15/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 2230476 m, 42979 m/sec, 43803626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 55/276 16/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 2447035 m, 43311 m/sec, 48068569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 60/276 17/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 2612884 m, 33169 m/sec, 52661886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 65/276 19/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 2789551 m, 35333 m/sec, 57183830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 70/276 20/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 2943211 m, 30732 m/sec, 61835127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 75/276 21/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 3115624 m, 34482 m/sec, 66336533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 80/276 22/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 3317988 m, 40472 m/sec, 70543767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 85/276 23/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 3500374 m, 36477 m/sec, 74770458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 90/276 24/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 3701629 m, 40251 m/sec, 79013142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 95/276 26/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 3889058 m, 37485 m/sec, 83198992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 100/276 27/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 4065558 m, 35300 m/sec, 87390277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 105/276 28/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 4236317 m, 34151 m/sec, 91604017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 110/276 29/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 4394173 m, 31571 m/sec, 95831629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 115/276 30/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 4630306 m, 47226 m/sec, 100025286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 120/276 32/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 4861235 m, 46185 m/sec, 104149455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 125/276 33/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 5074225 m, 42598 m/sec, 108184849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 130/276 35/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 5292785 m, 43712 m/sec, 112457307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 135/276 36/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 5484192 m, 38281 m/sec, 117031162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 140/276 37/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 5657427 m, 34647 m/sec, 121737852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 145/276 38/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 5828347 m, 34184 m/sec, 126308693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 150/276 39/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 5973697 m, 29070 m/sec, 130997417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 155/276 40/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 6183183 m, 41897 m/sec, 135319532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 160/276 42/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 6375272 m, 38417 m/sec, 139562195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 165/276 43/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 6568074 m, 38560 m/sec, 143838327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 170/276 44/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 6745885 m, 35562 m/sec, 148125607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 175/276 45/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 6936285 m, 38080 m/sec, 152405784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 180/276 47/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 7122208 m, 37184 m/sec, 156523206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 185/276 48/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 7285134 m, 32585 m/sec, 160740018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 190/276 49/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 7488094 m, 40592 m/sec, 164906324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 195/276 50/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 7704046 m, 43190 m/sec, 168895401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 200/276 52/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 7909220 m, 41034 m/sec, 172833344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 205/276 53/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 8112166 m, 40589 m/sec, 176758497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 210/276 54/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 8313141 m, 40195 m/sec, 180664616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 215/276 56/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 8508706 m, 39113 m/sec, 184569590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 220/276 57/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 8688792 m, 36017 m/sec, 188381734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 225/276 58/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 8878267 m, 37895 m/sec, 192314925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 230/276 59/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 9068209 m, 37988 m/sec, 196312675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 235/276 60/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 9247434 m, 35845 m/sec, 200350391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 240/276 61/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 9417920 m, 34097 m/sec, 204741872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 245/276 62/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 9572318 m, 30879 m/sec, 209162635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 250/276 64/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 9739741 m, 33484 m/sec, 213353675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 255/276 64/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 9890963 m, 30244 m/sec, 217623889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 260/276 65/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 10023936 m, 26594 m/sec, 222052454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 265/276 66/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 10164845 m, 28181 m/sec, 226379503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 270/276 67/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 10299803 m, 26991 m/sec, 230807495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 275/276 68/2000 PhaseVariation-PT-D05CS010-LTLFireability-06 10426094 m, 25258 m/sec, 235199229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 27 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 PhaseVariation-PT-D05CS010-LTLFireability-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 22 PhaseVariation-PT-D05CS010-LTLFireability-06
[[35mlola[0m][I] time limit : 3320 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/3320 2/5 PhaseVariation-PT-D05CS010-LTLFireability-06 257922 m, -2033634 m/sec, 4022390 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 5/276 2/2000 PhaseVariation-PT-D05CS010-LTLFireability-15 255898 m, 51179 m/sec, 3988746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 354644
[[35mlola[0m][I] fired transitions : 5790026
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 10/276 4/5 PhaseVariation-PT-D05CS010-LTLFireability-06 493833 m, 47182 m/sec, 8268595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 15/276 5/5 PhaseVariation-PT-D05CS010-LTLFireability-06 691184 m, 39470 m/sec, 12987685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 27 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 PhaseVariation-PT-D05CS010-LTLFireability-12
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 PhaseVariation-PT-D05CS010-LTLFireability-10
[[35mlola[0m][I] time limit : 330 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 PhaseVariation-PT-D05CS010-LTLFireability-09
[[35mlola[0m][I] time limit : 366 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 22 PhaseVariation-PT-D05CS010-LTLFireability-06
[[35mlola[0m][I] time limit : 412 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 16
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 PhaseVariation-PT-D05CS010-LTLFireability-04
[[35mlola[0m][I] time limit : 471 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/471 2/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 264715 m, 52943 m/sec, 4130603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/471 4/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 498563 m, 46769 m/sec, 8190397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/471 5/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 715285 m, 43344 m/sec, 12176269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/471 7/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 923670 m, 41677 m/sec, 16165893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 25/471 8/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 1136870 m, 42640 m/sec, 20191502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 30/471 9/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 1363102 m, 45246 m/sec, 24164211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 35/471 11/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 1574607 m, 42301 m/sec, 28020403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 40/471 12/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 1768742 m, 38827 m/sec, 31856425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 45/471 13/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 1978115 m, 41874 m/sec, 35723952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 50/471 15/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 2161738 m, 36724 m/sec, 39528175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 55/471 16/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 2357043 m, 39061 m/sec, 43327107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 60/471 17/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 2540892 m, 36769 m/sec, 47131844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 65/471 18/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 2728389 m, 37499 m/sec, 51014223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 70/471 19/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 2902595 m, 34841 m/sec, 54749289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 75/471 20/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 3067809 m, 33042 m/sec, 58615859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 80/471 22/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 3278946 m, 42227 m/sec, 62468758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 85/471 23/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 3489681 m, 42147 m/sec, 66227191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 90/471 25/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 3692101 m, 40484 m/sec, 69981829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 95/471 26/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 3887724 m, 39124 m/sec, 73753770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 100/471 27/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 4089787 m, 40412 m/sec, 77639047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 105/471 28/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 4274409 m, 36924 m/sec, 81524656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 110/471 30/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 4476228 m, 40363 m/sec, 85396970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 115/471 31/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 4660915 m, 36937 m/sec, 89255205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 120/471 32/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 4846627 m, 37142 m/sec, 93134500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 125/471 33/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 5027546 m, 36183 m/sec, 96994336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 130/471 34/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 5191082 m, 32707 m/sec, 100863244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 135/471 36/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 5404209 m, 42625 m/sec, 104532736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 140/471 37/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 5593249 m, 37808 m/sec, 108120905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 145/471 38/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 5783792 m, 38108 m/sec, 111730722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 150/471 39/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 5964244 m, 36090 m/sec, 115326428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 155/471 40/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 6151517 m, 37454 m/sec, 118919096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 160/471 42/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 6332240 m, 36144 m/sec, 122523096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 165/471 43/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 6501451 m, 33842 m/sec, 126068860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 170/471 44/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 6676129 m, 34935 m/sec, 129715597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 175/471 45/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 6861676 m, 37109 m/sec, 133395042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 180/471 46/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 7046066 m, 36878 m/sec, 137121716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 185/471 47/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 7223592 m, 35505 m/sec, 140826827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 190/471 48/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 7386703 m, 32622 m/sec, 144492211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 195/471 50/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 7548209 m, 32301 m/sec, 148171847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 200/471 51/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 7733386 m, 37035 m/sec, 151938805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 205/471 52/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 7906214 m, 34565 m/sec, 155580310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 210/471 53/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 8066459 m, 32049 m/sec, 159280384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 215/471 54/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 8240297 m, 34767 m/sec, 162941764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 220/471 55/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 8415378 m, 35016 m/sec, 166736834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 225/471 56/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 8581205 m, 33165 m/sec, 170475161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 230/471 57/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 8745120 m, 32783 m/sec, 174062892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 235/471 58/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 8900910 m, 31158 m/sec, 177713457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 240/471 59/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 9053857 m, 30589 m/sec, 181404624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-01: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 245/471 60/2000 PhaseVariation-PT-D05CS010-LTLFireability-04 9203657 m, 29960 m/sec, 185106301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9329768
[[35mlola[0m][I] fired transitions : 188418834
[[35mlola[0m][I] time used : 250
[[35mlola[0m][I] memory pages used : 61
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 PhaseVariation-PT-D05CS010-LTLFireability-03
[[35mlola[0m][I] time limit : 508 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 PhaseVariation-PT-D05CS010-LTLFireability-00
[[35mlola[0m][I] time limit : 610 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1949
[[35mlola[0m][I] fired transitions : 5940
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 3 PhaseVariation-PT-D05CS010-LTLFireability-01
[[35mlola[0m][I] time limit : 762 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 PhaseVariation-PT-D05CS010-LTLFireability-14
[[35mlola[0m][I] time limit : 1016 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 PhaseVariation-PT-D05CS010-LTLFireability-13
[[35mlola[0m][I] time limit : 1525 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 28
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PhaseVariation-PT-D05CS010-LTLFireability-02
[[35mlola[0m][I] time limit : 3050 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for PhaseVariation-PT-D05CS010-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 28
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2025 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2030 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2035 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2040 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2045 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D05CS010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D05CS010-LTLFireability-06: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2050 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D05CS010-LTLFireability-00: LTL true LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D05CS010"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PhaseVariation-PT-D05CS010, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408600316"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D05CS010.tgz
mv PhaseVariation-PT-D05CS010 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;