About the Execution of LoLA for PhaseVariation-PT-D02CS100
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
15157.231 | 1651332.00 | 1662534.00 | 6560.20 | FFT?F?FFF?FFTFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408600308.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PhaseVariation-PT-D02CS100, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408600308
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 8.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.5K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.5K Apr 11 20:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 55K Apr 11 20:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K Apr 11 20:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 97K Apr 11 20:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 61K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-00
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-01
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-02
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-03
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-04
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-05
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-06
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-07
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-08
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-09
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-10
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-11
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-12
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-13
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-14
FORMULA_NAME PhaseVariation-PT-D02CS100-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717164666940
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D02CS100-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m] [1m[33mPhaseVariation-PT-D02CS100-LTLFireability-03: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[33mPhaseVariation-PT-D02CS100-LTLFireability-05: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mPhaseVariation-PT-D02CS100-LTLFireability-09: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1650 secs. Pages in use: 385
BK_STOP 1717166318272
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PhaseVariation-PT-D02CS100-LTLFireability-02
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 PhaseVariation-PT-D02CS100-LTLFireability-09
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type FNDP) for 38 PhaseVariation-PT-D02CS100-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 38 PhaseVariation-PT-D02CS100-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type FNDP) for 51 PhaseVariation-PT-D02CS100-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type FNDP) for PhaseVariation-PT-D02CS100-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 71 (type EQUN) for PhaseVariation-PT-D02CS100-LTLFireability-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 58 PhaseVariation-PT-D02CS100-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 51 PhaseVariation-PT-D02CS100-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type FNDP) for PhaseVariation-PT-D02CS100-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 84 (type EQUN) for PhaseVariation-PT-D02CS100-LTLFireability-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 71 (type EQUN) for PhaseVariation-PT-D02CS100-LTLFireability-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for PhaseVariation-PT-D02CS100-LTLFireability-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for PhaseVariation-PT-D02CS100-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 5/225 3/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 331788 m, 66357 m/sec, 7920089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 10/225 5/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 633772 m, 60396 m/sec, 16655378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 15/225 6/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 915980 m, 56441 m/sec, 25320898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 20/225 8/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 1176378 m, 52079 m/sec, 33774285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 25/225 10/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 1429211 m, 50566 m/sec, 42237315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 30/225 11/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 1694152 m, 52988 m/sec, 50589643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 35/225 13/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 1926964 m, 46562 m/sec, 58632769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 40/225 15/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 2168310 m, 48269 m/sec, 66924272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 45/225 16/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 2427955 m, 51929 m/sec, 75261082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 50/225 18/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 2658841 m, 46177 m/sec, 83395722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 55/225 19/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 2890655 m, 46362 m/sec, 91640176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 60/225 21/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 3150169 m, 51902 m/sec, 100086390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 65/225 22/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 3380713 m, 46108 m/sec, 108071035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 70/225 24/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 3597928 m, 43443 m/sec, 115844417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 75/225 25/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 3815958 m, 43606 m/sec, 123720530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 80/225 27/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 4045429 m, 45894 m/sec, 131846255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 85/225 28/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 4297091 m, 50332 m/sec, 139993896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 90/225 30/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 4515210 m, 43623 m/sec, 147849834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 95/225 31/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 4727628 m, 42483 m/sec, 155566839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 100/225 33/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 4944558 m, 43386 m/sec, 163455908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 105/225 34/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 5167645 m, 44617 m/sec, 171540833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 110/225 36/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 5419227 m, 50316 m/sec, 179595311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 115/225 37/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 5634565 m, 43067 m/sec, 187308716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 120/225 38/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 5841362 m, 41359 m/sec, 194914379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 125/225 40/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 6046577 m, 41043 m/sec, 202405942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 130/225 41/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 6256583 m, 42001 m/sec, 210214602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 135/225 43/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 6476805 m, 44044 m/sec, 218124552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 140/225 44/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 6725131 m, 49665 m/sec, 226142260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 145/225 46/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 6943701 m, 43714 m/sec, 233983241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 150/225 47/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 7156361 m, 42532 m/sec, 241776426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 155/225 48/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 7365347 m, 41797 m/sec, 249503153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 160/225 50/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 7575030 m, 41936 m/sec, 257341426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 165/225 51/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 7790756 m, 43145 m/sec, 265330676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 170/225 53/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 8029014 m, 47651 m/sec, 273424276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 175/225 54/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 8262734 m, 46744 m/sec, 281313733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 180/225 55/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 8473028 m, 42058 m/sec, 288941664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 185/225 57/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 8675859 m, 40566 m/sec, 296451282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 190/225 58/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 8875358 m, 39899 m/sec, 303930364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 195/225 59/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 9080284 m, 40985 m/sec, 311523808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 200/225 61/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 9285156 m, 40974 m/sec, 319206939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 205/225 62/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 9503346 m, 43638 m/sec, 327077755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 210/225 64/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 9748294 m, 48989 m/sec, 334938742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 215/225 65/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 9959039 m, 42149 m/sec, 342578023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 220/225 66/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 10165670 m, 41326 m/sec, 350164450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 225/225 68/2000 PhaseVariation-PT-D02CS100-LTLFireability-09 10365745 m, 40015 m/sec, 357675729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 58 PhaseVariation-PT-D02CS100-LTLFireability-14
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 PhaseVariation-PT-D02CS100-LTLFireability-09
[[35mlola[0m][I] time limit : 3370 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 45
[[35mlola[0m][I] fired transitions : 128
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 5/224 3/5 PhaseVariation-PT-D02CS100-LTLFireability-09 363576 m, -2000433 m/sec, 8829062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 10/224 5/5 PhaseVariation-PT-D02CS100-LTLFireability-09 663845 m, 60053 m/sec, 17606140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 36 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 PhaseVariation-PT-D02CS100-LTLFireability-12
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 16
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 PhaseVariation-PT-D02CS100-LTLFireability-11
[[35mlola[0m][I] time limit : 258 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 105
[[35mlola[0m][I] fired transitions : 105
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 PhaseVariation-PT-D02CS100-LTLFireability-07
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 114
[[35mlola[0m][I] fired transitions : 146
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 12 PhaseVariation-PT-D02CS100-LTLFireability-04
[[35mlola[0m][I] time limit : 305 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 105
[[35mlola[0m][I] fired transitions : 105
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 PhaseVariation-PT-D02CS100-LTLFireability-03
[[35mlola[0m][I] time limit : 372 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/372 3/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 353225 m, 70645 m/sec, 8542469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/372 5/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 656630 m, 60681 m/sec, 17383965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 15/372 7/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 942480 m, 57170 m/sec, 26089152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 20/372 8/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 1198362 m, 51176 m/sec, 34499870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 25/372 10/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 1455201 m, 51367 m/sec, 43015600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 30/372 12/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 1715801 m, 52120 m/sec, 51321465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 35/372 13/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 1947539 m, 46347 m/sec, 59378444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 40/372 15/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 2196056 m, 49703 m/sec, 67754693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 45/372 16/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 2452424 m, 51273 m/sec, 76151612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 50/372 18/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 2681391 m, 45793 m/sec, 84228163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 55/372 19/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 2914106 m, 46543 m/sec, 92501062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 60/372 21/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 3176949 m, 52568 m/sec, 100998819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 65/372 23/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 3405991 m, 45808 m/sec, 109012738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 70/372 24/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 3623845 m, 43570 m/sec, 116813821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 75/372 25/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 3844010 m, 44033 m/sec, 124768939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 80/372 27/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 4081051 m, 47408 m/sec, 132948448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 85/372 29/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 4327861 m, 49362 m/sec, 141080933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 90/372 30/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 4545811 m, 43590 m/sec, 148930078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 95/372 31/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 4757635 m, 42364 m/sec, 156626281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 100/372 33/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 4973518 m, 43176 m/sec, 164546181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 105/372 34/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 5203202 m, 45936 m/sec, 172681327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 110/372 36/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 5451160 m, 49591 m/sec, 180727496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 115/372 37/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 5665257 m, 42819 m/sec, 188462133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 120/372 39/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 5873990 m, 41746 m/sec, 196076231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 125/372 40/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 6079149 m, 41031 m/sec, 203630294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 130/372 41/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 6291541 m, 42478 m/sec, 211463234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 135/372 43/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 6516859 m, 45063 m/sec, 219419504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 140/372 44/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 6763560 m, 49340 m/sec, 227477745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 145/372 46/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 6982896 m, 43867 m/sec, 235402718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 150/372 47/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 7194252 m, 42271 m/sec, 243218648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 155/372 49/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 7401818 m, 41513 m/sec, 250896207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 160/372 50/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 7616947 m, 43025 m/sec, 258860511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 165/372 51/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 7830862 m, 42783 m/sec, 266861518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 170/372 53/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 8080525 m, 49932 m/sec, 274946930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 175/372 54/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 8302130 m, 44321 m/sec, 282737615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 180/372 56/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 8509989 m, 41571 m/sec, 290357024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 185/372 57/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 8713737 m, 40749 m/sec, 297904788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 190/372 58/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 8914648 m, 40182 m/sec, 305349727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 195/372 60/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 9117890 m, 40648 m/sec, 312967405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 200/372 61/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 9322919 m, 41005 m/sec, 320656070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 205/372 62/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 9549007 m, 45217 m/sec, 328571063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 210/372 64/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 9789506 m, 48099 m/sec, 336425790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 215/372 65/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 10000013 m, 42101 m/sec, 344060967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 220/372 67/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 10205567 m, 41110 m/sec, 351694335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 225/372 68/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 10408428 m, 40572 m/sec, 359225455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 230/372 69/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 10605867 m, 39487 m/sec, 366642867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 235/372 71/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 10810502 m, 40927 m/sec, 374335336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 240/372 72/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 11015168 m, 40933 m/sec, 382033631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 245/372 73/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 11236674 m, 44301 m/sec, 389964405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 250/372 75/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 11478402 m, 48345 m/sec, 397759365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 255/372 76/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 11687183 m, 41756 m/sec, 405262222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 260/372 78/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 11887865 m, 40136 m/sec, 412685445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 265/372 79/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 12082901 m, 39007 m/sec, 420022076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 270/372 80/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 12280437 m, 39507 m/sec, 427358968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 275/372 81/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 12472917 m, 38496 m/sec, 434598782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 280/372 83/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 12670365 m, 39489 m/sec, 442070914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 285/372 84/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 12865397 m, 39006 m/sec, 449463375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 290/372 85/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 13077336 m, 42387 m/sec, 457164724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 295/372 87/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 13314971 m, 47527 m/sec, 464767685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 300/372 88/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 13538813 m, 44768 m/sec, 472717779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 305/372 90/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 13746934 m, 41624 m/sec, 480454113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 310/372 91/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 13955234 m, 41660 m/sec, 488214279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 315/372 92/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 14158483 m, 40649 m/sec, 495877773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 320/372 94/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 14359682 m, 40239 m/sec, 503468118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 325/372 95/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 14566835 m, 41430 m/sec, 511284422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 330/372 96/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 14775547 m, 41742 m/sec, 519174763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 335/372 98/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 14982148 m, 41320 m/sec, 527063969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 340/372 99/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 15223242 m, 48218 m/sec, 535146945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 345/372 101/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 15460274 m, 47406 m/sec, 543047162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 350/372 102/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 15667666 m, 41478 m/sec, 550661151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 355/372 103/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 15871485 m, 40763 m/sec, 558245582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 360/372 105/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 16069293 m, 39561 m/sec, 565711443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 365/372 106/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 16267798 m, 39701 m/sec, 573200374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 370/372 107/2000 PhaseVariation-PT-D02CS100-LTLFireability-03 16464875 m, 39415 m/sec, 580638437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PhaseVariation-PT-D02CS100-LTLFireability-01
[[35mlola[0m][I] time limit : 372 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 PhaseVariation-PT-D02CS100-LTLFireability-03
[[35mlola[0m][I] time limit : 2980 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 106
[[35mlola[0m][I] fired transitions : 106
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/372 3/5 PhaseVariation-PT-D02CS100-LTLFireability-03 364382 m, -3220098 m/sec, 8853457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/372 5/5 PhaseVariation-PT-D02CS100-LTLFireability-03 665977 m, 60319 m/sec, 17663566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 76 (type EXCL) for 58 PhaseVariation-PT-D02CS100-LTLFireability-14
[[35mlola[0m][I] time limit : 423 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 76 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 22 PhaseVariation-PT-D02CS100-LTLFireability-06
[[35mlola[0m][I] time limit : 494 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/494 3/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 322977 m, 64595 m/sec, 7479848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 10/494 4/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 598992 m, 55203 m/sec, 15118360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 15/494 6/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 840112 m, 48224 m/sec, 22617335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 20/494 8/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 1086684 m, 49314 m/sec, 29830842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 25/494 9/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 1307322 m, 44127 m/sec, 37112727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 30/494 11/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 1550900 m, 48715 m/sec, 44322909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 35/494 12/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 1762870 m, 42394 m/sec, 51308020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 40/494 13/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 1971446 m, 41715 m/sec, 58343978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 45/494 15/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 2195869 m, 44884 m/sec, 65625845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 50/494 16/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 2419843 m, 44794 m/sec, 72452518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 55/494 18/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 2623432 m, 40717 m/sec, 79449605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 60/494 19/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 2827647 m, 40843 m/sec, 86572775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 65/494 20/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 3048017 m, 44074 m/sec, 93822303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 70/494 22/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 3266507 m, 43698 m/sec, 100411140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 75/494 23/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 3462703 m, 39239 m/sec, 107151447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 80/494 24/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 3654687 m, 38396 m/sec, 113850947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 85/494 25/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 3850750 m, 39212 m/sec, 120823735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 90/494 27/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 4065840 m, 43018 m/sec, 127900581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 95/494 28/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 4280305 m, 42893 m/sec, 134386072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 100/494 30/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 4474600 m, 38859 m/sec, 141046248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 105/494 31/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 4662584 m, 37596 m/sec, 147734875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 110/494 32/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 4853612 m, 38205 m/sec, 154536680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 115/494 33/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 5047223 m, 38722 m/sec, 161439019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 120/494 35/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 5271855 m, 44926 m/sec, 168208589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 125/494 36/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 5468394 m, 39307 m/sec, 174634202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 130/494 37/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 5657236 m, 37768 m/sec, 181161635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 135/494 38/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 5841940 m, 36940 m/sec, 187631484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 140/494 40/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 6023579 m, 36327 m/sec, 194231290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 145/494 41/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 6211845 m, 37653 m/sec, 200934744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 150/494 42/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 6406319 m, 38894 m/sec, 207771009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 155/494 43/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 6629049 m, 44546 m/sec, 214250072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 160/494 45/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 6822587 m, 38707 m/sec, 220818221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 165/494 46/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 7014263 m, 38335 m/sec, 227485811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 170/494 47/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 7200271 m, 37201 m/sec, 234133491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 175/494 48/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 7384994 m, 36944 m/sec, 240822744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 180/494 50/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 7573606 m, 37722 m/sec, 247702170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 185/494 51/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 7764038 m, 38086 m/sec, 254648305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 190/494 52/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 7986599 m, 44512 m/sec, 261562283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 195/494 54/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 8187023 m, 40084 m/sec, 267643906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 200/494 55/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 8370994 m, 36794 m/sec, 274051714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 205/494 56/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 8550839 m, 35969 m/sec, 280527975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 210/494 57/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 8732007 m, 36233 m/sec, 286942879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 215/494 58/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 8910616 m, 35721 m/sec, 293437421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 220/494 59/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 9093658 m, 36608 m/sec, 300105696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 225/494 61/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 9276945 m, 36657 m/sec, 306780983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 230/494 62/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 9479082 m, 40427 m/sec, 313563645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 235/494 63/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 9688888 m, 41961 m/sec, 319694216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 240/494 65/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 9875314 m, 37285 m/sec, 325995426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 245/494 66/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 10059853 m, 36907 m/sec, 332434375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 250/494 67/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 10239120 m, 35853 m/sec, 338947182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 255/494 68/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 10417413 m, 35658 m/sec, 345427337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 260/494 69/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 10596399 m, 35797 m/sec, 351932673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 265/494 70/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 10779351 m, 36590 m/sec, 358589011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 270/494 72/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 10962740 m, 36677 m/sec, 365264980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 275/494 73/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 11160275 m, 39507 m/sec, 372097620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 280/494 74/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 11375816 m, 43108 m/sec, 378313988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 285/494 75/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 11559201 m, 36677 m/sec, 384481930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 290/494 77/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 11737999 m, 35759 m/sec, 390763453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 295/494 78/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 11916368 m, 35673 m/sec, 397027310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 300/494 79/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 12091027 m, 34931 m/sec, 403359922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 305/494 80/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 12264012 m, 34597 m/sec, 409626239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 310/494 81/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 12436493 m, 34496 m/sec, 416082714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 315/494 82/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 12613053 m, 35312 m/sec, 422485324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 320/494 83/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 12787813 m, 34952 m/sec, 428871649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 325/494 85/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 12975013 m, 37440 m/sec, 435468118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 330/494 86/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 13185831 m, 42163 m/sec, 441806886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 335/494 87/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 13384060 m, 39645 m/sec, 448024557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 340/494 88/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 13568813 m, 36950 m/sec, 454508036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 345/494 90/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 13755269 m, 37291 m/sec, 461058313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 350/494 91/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 13936505 m, 36247 m/sec, 467633240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 355/494 92/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 14117666 m, 36232 m/sec, 474204293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 360/494 93/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 14297131 m, 35893 m/sec, 480715927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 365/494 94/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 14479279 m, 36429 m/sec, 487544237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 370/494 96/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 14665139 m, 37172 m/sec, 494297112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 375/494 97/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 14847834 m, 36539 m/sec, 501156182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 380/494 98/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 15057312 m, 41895 m/sec, 508102163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 385/494 100/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 15272776 m, 43092 m/sec, 514288095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 390/494 101/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 15459115 m, 37267 m/sec, 520485202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 395/494 102/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 15640482 m, 36273 m/sec, 526812885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 400/494 103/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 15819924 m, 35888 m/sec, 533298636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 405/494 104/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 15997659 m, 35547 m/sec, 539720118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 410/494 105/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 16175193 m, 35506 m/sec, 546140029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 415/494 107/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 16347016 m, 34364 m/sec, 552573847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 420/494 108/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 16528154 m, 36227 m/sec, 559128954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 425/494 109/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 16704947 m, 35358 m/sec, 565757308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 430/494 110/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 16882941 m, 35598 m/sec, 572434576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 435/494 111/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 17073629 m, 38137 m/sec, 579163052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 440/494 113/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 17281033 m, 41480 m/sec, 585921495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 445/494 114/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 17489154 m, 41624 m/sec, 591834678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 450/494 115/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 17669572 m, 36083 m/sec, 598094472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 455/494 116/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 17850279 m, 36141 m/sec, 604360573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 460/494 117/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 18027699 m, 35484 m/sec, 610757895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 465/494 119/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 18204202 m, 35300 m/sec, 617118472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 470/494 120/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 18376878 m, 34535 m/sec, 623588691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 475/494 121/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 18550438 m, 34712 m/sec, 629831385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 480/494 122/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 18724647 m, 34841 m/sec, 636357143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 485/494 123/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 18904456 m, 35961 m/sec, 642849684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 490/494 124/2000 PhaseVariation-PT-D02CS100-LTLFireability-06 19080364 m, 35181 m/sec, 649442724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 27 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 PhaseVariation-PT-D02CS100-LTLFireability-05
[[35mlola[0m][I] time limit : 494 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 22 PhaseVariation-PT-D02CS100-LTLFireability-06
[[35mlola[0m][I] time limit : 2470 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/494 2/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 233390 m, 46678 m/sec, 9224860 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 5/2470 3/5 PhaseVariation-PT-D02CS100-LTLFireability-06 342238 m, -3747625 m/sec, 8029301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 10/494 3/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 428669 m, 39055 m/sec, 18130683 t fired, .
[[35mlola[0m][.] 27 LTL EXCL 10/411 4/5 PhaseVariation-PT-D02CS100-LTLFireability-06 613183 m, 54189 m/sec, 15541163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 27 (type EXCL) for PhaseVariation-PT-D02CS100-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 15/494 4/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 583651 m, 30996 m/sec, 26708916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 20/494 5/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 739479 m, 31165 m/sec, 35463787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 25/494 6/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 917205 m, 35545 m/sec, 44370566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 30/494 7/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 1063142 m, 29187 m/sec, 52802612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 35/494 8/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 1199670 m, 27305 m/sec, 61150313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 40/494 9/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 1331266 m, 26319 m/sec, 69355268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 45/494 10/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 1466357 m, 27018 m/sec, 77791887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 50/494 11/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 1599580 m, 26644 m/sec, 86288070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 55/494 12/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 1762994 m, 32682 m/sec, 94870832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 60/494 13/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 1904103 m, 28221 m/sec, 103252677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 65/494 13/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 2033778 m, 25935 m/sec, 111485045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 70/494 14/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 2160168 m, 25278 m/sec, 119601017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 75/494 15/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 2282473 m, 24461 m/sec, 127662055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 80/494 16/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 2405026 m, 24510 m/sec, 135742306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 85/494 16/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 2531757 m, 25346 m/sec, 144112724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 90/494 17/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 2658791 m, 25406 m/sec, 152506217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 95/494 18/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 2797695 m, 27780 m/sec, 161004169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 100/494 19/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 2950920 m, 30645 m/sec, 169394999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 105/494 20/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 3078157 m, 25447 m/sec, 177451383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 110/494 21/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 3201466 m, 24661 m/sec, 185457979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 115/494 21/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 3321019 m, 23910 m/sec, 193473882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 120/494 22/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 3439095 m, 23615 m/sec, 201385432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 125/494 23/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 3555859 m, 23352 m/sec, 209197450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 130/494 24/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 3672335 m, 23295 m/sec, 217001069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 135/494 24/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 3789974 m, 23527 m/sec, 225145242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 140/494 25/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 3910967 m, 24198 m/sec, 233318162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 145/494 26/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 4028874 m, 23581 m/sec, 241439872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 150/494 27/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 4157646 m, 25754 m/sec, 249656488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 155/494 28/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 4306380 m, 29746 m/sec, 257933587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 160/494 28/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 4440966 m, 26917 m/sec, 266170049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 165/494 29/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 4564515 m, 24709 m/sec, 274239538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 170/494 30/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 4683760 m, 23849 m/sec, 282300049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 175/494 31/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 4802788 m, 23805 m/sec, 290359885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 180/494 32/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 4919750 m, 23392 m/sec, 298251860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 185/494 32/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 5032246 m, 22499 m/sec, 306139095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 190/494 33/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 5148570 m, 23264 m/sec, 314016048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 195/494 34/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 5261531 m, 22592 m/sec, 321921851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 200/494 34/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 5377368 m, 23167 m/sec, 330048827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 205/494 35/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 5493477 m, 23221 m/sec, 338197266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 210/494 36/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 5608421 m, 22988 m/sec, 346264500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 215/494 37/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 5727092 m, 23734 m/sec, 354607791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 220/494 37/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 5863477 m, 27277 m/sec, 362831032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 225/494 38/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 6010297 m, 29364 m/sec, 370999185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 230/494 39/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 6138659 m, 25672 m/sec, 378949711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 235/494 40/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 6254109 m, 23090 m/sec, 386752166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 240/494 41/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 6367734 m, 22725 m/sec, 394444706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 245/494 41/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 6483376 m, 23128 m/sec, 402268790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 250/494 42/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 6592357 m, 21796 m/sec, 409960658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 255/494 43/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 6704443 m, 22417 m/sec, 417535032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 260/494 43/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 6812785 m, 21668 m/sec, 425172757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 265/494 44/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 6920062 m, 21455 m/sec, 432736371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 270/494 45/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 7026692 m, 21326 m/sec, 440265884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 275/494 45/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 7136653 m, 21992 m/sec, 448024312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 280/494 46/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 7247607 m, 22190 m/sec, 455863364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 285/494 47/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 7359074 m, 22293 m/sec, 463739024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 290/494 48/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 7469884 m, 22162 m/sec, 471567798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 295/494 48/2000 PhaseVariation-PT-D02CS100-LTLFireability-05 7582425 m, 22508 m/sec, 479519288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPhaseVariation-PT-D02CS100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-LTLFireability-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-06: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D02CS100"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PhaseVariation-PT-D02CS100, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408600308"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D02CS100.tgz
mv PhaseVariation-PT-D02CS100 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;